78 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc -o - %s -mtriple=amdgcn-amd-amdhsa -mcpu=gfx90a | FileCheck %s3 4@global = external protected addrspace(4) externally_initialized global [4096 x i64], align 165 6define hidden fastcc void @bar(i32 %arg, ptr %arg1, ptr %arg2, ptr %arg3, ptr %arg4, ptr %arg5, ptr %arg6) unnamed_addr align 2 {7; CHECK-LABEL: bar:8; CHECK: ; %bb.0: ; %bb9; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)10; CHECK-NEXT: v_mov_b32_e32 v15, v1211; CHECK-NEXT: v_mov_b32_e32 v14, v1112; CHECK-NEXT: v_mov_b32_e32 v13, v1013; CHECK-NEXT: v_mov_b32_e32 v12, v914; CHECK-NEXT: v_mov_b32_e32 v11, v815; CHECK-NEXT: v_mov_b32_e32 v10, v716; CHECK-NEXT: v_mov_b32_e32 v9, v617; CHECK-NEXT: v_mov_b32_e32 v8, v518; CHECK-NEXT: v_mov_b32_e32 v7, v419; CHECK-NEXT: v_mov_b32_e32 v6, v320; CHECK-NEXT: s_branch .LBB0_321; CHECK-NEXT: ; %bb.1: ; %LeafBlock22; CHECK-NEXT: s_cbranch_scc1 .LBB0_523; CHECK-NEXT: ; %bb.2: ; %bb724; CHECK-NEXT: flat_load_dwordx2 v[2:3], v[0:1]25; CHECK-NEXT: s_getpc_b64 s[18:19]26; CHECK-NEXT: s_add_u32 s18, s18, global@rel32@lo+194827; CHECK-NEXT: s_addc_u32 s19, s19, global@rel32@hi+195628; CHECK-NEXT: s_getpc_b64 s[16:17]29; CHECK-NEXT: s_add_u32 s16, s16, eggs@rel32@lo+430; CHECK-NEXT: s_addc_u32 s17, s17, eggs@rel32@hi+1231; CHECK-NEXT: v_mov_b32_e32 v5, 032; CHECK-NEXT: v_mov_b32_e32 v0, s1833; CHECK-NEXT: v_mov_b32_e32 v1, s1934; CHECK-NEXT: s_setpc_b64 s[16:17]35; CHECK-NEXT: .LBB0_3: ; %LeafBlock136; CHECK-NEXT: s_cbranch_scc0 .LBB0_537; CHECK-NEXT: ; %bb.4: ; %bb838; CHECK-NEXT: v_mov_b32_e32 v0, v139; CHECK-NEXT: s_getpc_b64 s[16:17]40; CHECK-NEXT: s_add_u32 s16, s16, quux@rel32@lo+441; CHECK-NEXT: s_addc_u32 s17, s17, quux@rel32@hi+1242; CHECK-NEXT: v_mov_b32_e32 v1, v243; CHECK-NEXT: v_mov_b32_e32 v2, v644; CHECK-NEXT: v_mov_b32_e32 v3, v745; CHECK-NEXT: v_mov_b32_e32 v4, v846; CHECK-NEXT: v_mov_b32_e32 v5, v947; CHECK-NEXT: v_mov_b32_e32 v6, v1048; CHECK-NEXT: v_mov_b32_e32 v7, v1149; CHECK-NEXT: v_mov_b32_e32 v8, v1250; CHECK-NEXT: v_mov_b32_e32 v9, v1351; CHECK-NEXT: v_mov_b32_e32 v10, v1452; CHECK-NEXT: v_mov_b32_e32 v11, v1553; CHECK-NEXT: s_setpc_b64 s[16:17]54; CHECK-NEXT: .LBB0_5: ; %bb955; CHECK-NEXT: s_setpc_b64 s[30:31]56bb:57 switch i32 poison, label %bb9 [58 i32 3, label %bb859 i32 1, label %bb760 ]61 62bb7: ; preds = %bb63 %tmp = load ptr, ptr poison, align 864 tail call fastcc void @eggs(ptr noundef addrspacecast (ptr addrspace(4) getelementptr inbounds ([4096 x i64], ptr addrspace(4) @global, i64 0, i64 243) to ptr), ptr %tmp, ptr poison, ptr noundef nonnull align 8 dereferenceable(24) %arg2, ptr noundef %arg3, ptr noundef %arg4, ptr noundef %arg5)65 br label %bb966 67bb8: ; preds = %bb68 tail call fastcc void @quux(ptr noundef nonnull align 8 dereferenceable(24) %arg1, ptr noundef nonnull align 8 dereferenceable(24) %arg2, ptr noundef %arg3, ptr noundef %arg4, ptr noundef %arg5, ptr noundef nonnull align 8 dereferenceable(8) %arg6)69 br label %bb970 71bb9: ; preds = %bb8, %bb7, %bb72 ret void73}74 75declare dso_local fastcc void @eggs(ptr, ptr, ptr, ptr, ptr, ptr, ptr) unnamed_addr align 276 77declare dso_local fastcc void @quux(ptr, ptr, ptr, ptr, ptr, ptr) unnamed_addr align 278