brintos

brintos / llvm-project-archived public Read only

0
0
Text · 1.9 KiB · 55e81ff Raw
53 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 52; RUN: llc < %s -mtriple=armv7--linux-gnueabihf -mattr=+neon | FileCheck %s3 4; This test case used to crash due to the div by K -> mul expansion in TargetLowering.5 6define <8 x i32> @f1(<8 x i32> %arg) {7; CHECK-LABEL: f1:8; CHECK:       @ %bb.0:9; CHECK-NEXT:    .save {r4, r5, r6, r7, r11, lr}10; CHECK-NEXT:    push {r4, r5, r6, r7, r11, lr}11; CHECK-NEXT:    vmov r0, r2, d212; CHECK-NEXT:    movw r4, #6068113; CHECK-NEXT:    vmov lr, r1, d014; CHECK-NEXT:    movt r4, #4611715; CHECK-NEXT:    vmov r12, r3, d316; CHECK-NEXT:    smmul r5, r0, r417; CHECK-NEXT:    smmul r7, r2, r418; CHECK-NEXT:    smmul r6, r1, r419; CHECK-NEXT:    asr r2, r5, #420; CHECK-NEXT:    smmul r1, r3, r421; CHECK-NEXT:    add r2, r2, r5, lsr #3122; CHECK-NEXT:    vmov r3, r5, d123; CHECK-NEXT:    smmul r0, lr, r424; CHECK-NEXT:    vmov.32 d2[0], r225; CHECK-NEXT:    smmul r5, r5, r426; CHECK-NEXT:    smmul r3, r3, r427; CHECK-NEXT:    smmul r4, r12, r428; CHECK-NEXT:    asr r2, r4, #429; CHECK-NEXT:    add r2, r2, r4, lsr #3130; CHECK-NEXT:    asr r4, r3, #431; CHECK-NEXT:    vmov.32 d3[0], r232; CHECK-NEXT:    add r2, r4, r3, lsr #3133; CHECK-NEXT:    asr r3, r0, #434; CHECK-NEXT:    add r0, r3, r0, lsr #3135; CHECK-NEXT:    vmov.32 d1[0], r236; CHECK-NEXT:    asr r2, r5, #437; CHECK-NEXT:    vmov.32 d0[0], r038; CHECK-NEXT:    add r0, r2, r5, lsr #3139; CHECK-NEXT:    asr r2, r6, #440; CHECK-NEXT:    vmov.32 d1[1], r041; CHECK-NEXT:    add r0, r2, r6, lsr #3142; CHECK-NEXT:    asr r2, r1, #443; CHECK-NEXT:    vmov.32 d0[1], r044; CHECK-NEXT:    add r0, r2, r1, lsr #3145; CHECK-NEXT:    asr r1, r7, #446; CHECK-NEXT:    vmov.32 d3[1], r047; CHECK-NEXT:    add r0, r1, r7, lsr #3148; CHECK-NEXT:    vmov.32 d2[1], r049; CHECK-NEXT:    pop {r4, r5, r6, r7, r11, pc}50  %v = sdiv <8 x i32> %arg, <i32 -54, i32 -54, i32 -54, i32 -54, i32 -54, i32 -54, i32 -54, i32 -54>51  ret <8 x i32> %v52}53