brintos

brintos / llvm-project-archived public Read only

0
0
Text · 2.0 KiB · 758fe75 Raw
78 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 42; RUN: llc -mtriple=arm-eabi -mattr=+v4t %s -o - | FileCheck %s3 4;; Integer absolute value, should produce something as good as: ARM:5;;   movs r0, r06;;   rsbmi r0, r0, #07;;   bx lr8 9define i32 @test(i32 %a) {10; CHECK-LABEL: test:11; CHECK:       @ %bb.0:12; CHECK-NEXT:    cmp r0, #013; CHECK-NEXT:    rsbmi r0, r0, #014; CHECK-NEXT:    bx lr15  %tmp1neg = sub i32 0, %a16  %b = icmp sgt i32 %a, -117  %abs = select i1 %b, i32 %a, i32 %tmp1neg18  ret i32 %abs19}20 21; rdar://1163319322;; 3 instructions will be generated for abs(a-b):23;;   subs24;;   rsbmi25;;   bx26define i32 @test2(i32 %a, i32 %b) nounwind readnone ssp {27; CHECK-LABEL: test2:28; CHECK:       @ %bb.0: @ %entry29; CHECK-NEXT:    subs r0, r0, r130; CHECK-NEXT:    rsbmi r0, r0, #031; CHECK-NEXT:    bx lr32entry:33  %sub = sub nsw i32 %a, %b34  %cmp = icmp sgt i32 %sub, -135  %sub1 = sub nsw i32 0, %sub36  %cond = select i1 %cmp, i32 %sub, i32 %sub137  ret i32 %cond38}39 40define i64 @test3(i64 %a) {41; CHECK-LABEL: test3:42; CHECK:       @ %bb.0:43; CHECK-NEXT:    eor r0, r0, r1, asr #3144; CHECK-NEXT:    eor r2, r1, r1, asr #3145; CHECK-NEXT:    subs r0, r0, r1, asr #3146; CHECK-NEXT:    sbc r1, r2, r1, asr #3147; CHECK-NEXT:    bx lr48  %tmp1neg = sub i64 0, %a49  %b = icmp sgt i64 %a, -150  %abs = select i1 %b, i64 %a, i64 %tmp1neg51  ret i64 %abs52}53 54declare void @callee(...)55 56define void @testcallframe(i32 %a) {57; CHECK-LABEL: testcallframe:58; CHECK:       @ %bb.0: @ %bb59; CHECK-NEXT:    .save {r11, lr}60; CHECK-NEXT:    push {r11, lr}61; CHECK-NEXT:    .pad #862; CHECK-NEXT:    sub sp, sp, #863; CHECK-NEXT:    cmp r0, #064; CHECK-NEXT:    mov r1, #065; CHECK-NEXT:    rsbmi r0, r0, #066; CHECK-NEXT:    mov r2, #067; CHECK-NEXT:    mov r3, #068; CHECK-NEXT:    str r1, [sp]69; CHECK-NEXT:    bl callee70; CHECK-NEXT:    add sp, sp, #871; CHECK-NEXT:    pop {r11, lr}72; CHECK-NEXT:    bx lr73bb:74  %i = tail call i32 @llvm.abs.i32(i32 %a, i1 false)75  tail call void @callee(i32 %i, i32 0, i32 0, i32 0, i32 0)76  ret void77}78