27 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc -mtriple=armv7a-none-eabi -mattr=+neon %s -o - | FileCheck %s3 4; Check that the two extracts are not combined into a vmov.5 6%struct.__neon_int32x4x4_t = type { <4 x i32>, <4 x i32>, <4 x i32>, <4 x i32> }7 8define i32 @vld4Qi32(ptr %A) nounwind {9; CHECK-LABEL: vld4Qi32:10; CHECK: @ %bb.0:11; CHECK-NEXT: vld4.32 {d16, d18, d20, d22}, [r0]!12; CHECK-NEXT: vld4.32 {d17, d19, d21, d23}, [r0]13; CHECK-NEXT: vmov.32 r0, d18[1]14; CHECK-NEXT: vmov.32 r1, d16[0]15; CHECK-NEXT: add r0, r1, r016; CHECK-NEXT: bx lr17 %tmp1 = call %struct.__neon_int32x4x4_t @llvm.arm.neon.vld4.v4i32.p0(ptr %A, i32 1)18 %tmp2 = extractvalue %struct.__neon_int32x4x4_t %tmp1, 019 %tmp3 = extractelement <4 x i32> %tmp2, i32 020 %tmp4 = extractvalue %struct.__neon_int32x4x4_t %tmp1, 121 %tmp5 = extractelement <4 x i32> %tmp4, i32 122 %tmp6 = add i32 %tmp3, %tmp523 ret i32 %tmp624}25 26declare %struct.__neon_int32x4x4_t @llvm.arm.neon.vld4.v4i32.p0(ptr, i32) nounwind readonly27