126 lines · plain
1; RUN: llc -mtriple=arm-eabi -mattr=+neon %s -o - | FileCheck %s2 3define <4 x i16> @vpadals8(ptr %A, ptr %B) nounwind {4;CHECK-LABEL: vpadals8:5;CHECK: vpadal.s86 %tmp1 = load <4 x i16>, ptr %A7 %tmp2 = load <8 x i8>, ptr %B8 %tmp3 = call <4 x i16> @llvm.arm.neon.vpadals.v4i16.v8i8(<4 x i16> %tmp1, <8 x i8> %tmp2)9 ret <4 x i16> %tmp310}11 12define <2 x i32> @vpadals16(ptr %A, ptr %B) nounwind {13;CHECK-LABEL: vpadals16:14;CHECK: vpadal.s1615 %tmp1 = load <2 x i32>, ptr %A16 %tmp2 = load <4 x i16>, ptr %B17 %tmp3 = call <2 x i32> @llvm.arm.neon.vpadals.v2i32.v4i16(<2 x i32> %tmp1, <4 x i16> %tmp2)18 ret <2 x i32> %tmp319}20 21define <1 x i64> @vpadals32(ptr %A, ptr %B) nounwind {22;CHECK-LABEL: vpadals32:23;CHECK: vpadal.s3224 %tmp1 = load <1 x i64>, ptr %A25 %tmp2 = load <2 x i32>, ptr %B26 %tmp3 = call <1 x i64> @llvm.arm.neon.vpadals.v1i64.v2i32(<1 x i64> %tmp1, <2 x i32> %tmp2)27 ret <1 x i64> %tmp328}29 30define <4 x i16> @vpadalu8(ptr %A, ptr %B) nounwind {31;CHECK-LABEL: vpadalu8:32;CHECK: vpadal.u833 %tmp1 = load <4 x i16>, ptr %A34 %tmp2 = load <8 x i8>, ptr %B35 %tmp3 = call <4 x i16> @llvm.arm.neon.vpadalu.v4i16.v8i8(<4 x i16> %tmp1, <8 x i8> %tmp2)36 ret <4 x i16> %tmp337}38 39define <2 x i32> @vpadalu16(ptr %A, ptr %B) nounwind {40;CHECK-LABEL: vpadalu16:41;CHECK: vpadal.u1642 %tmp1 = load <2 x i32>, ptr %A43 %tmp2 = load <4 x i16>, ptr %B44 %tmp3 = call <2 x i32> @llvm.arm.neon.vpadalu.v2i32.v4i16(<2 x i32> %tmp1, <4 x i16> %tmp2)45 ret <2 x i32> %tmp346}47 48define <1 x i64> @vpadalu32(ptr %A, ptr %B) nounwind {49;CHECK-LABEL: vpadalu32:50;CHECK: vpadal.u3251 %tmp1 = load <1 x i64>, ptr %A52 %tmp2 = load <2 x i32>, ptr %B53 %tmp3 = call <1 x i64> @llvm.arm.neon.vpadalu.v1i64.v2i32(<1 x i64> %tmp1, <2 x i32> %tmp2)54 ret <1 x i64> %tmp355}56 57define <8 x i16> @vpadalQs8(ptr %A, ptr %B) nounwind {58;CHECK-LABEL: vpadalQs8:59;CHECK: vpadal.s860 %tmp1 = load <8 x i16>, ptr %A61 %tmp2 = load <16 x i8>, ptr %B62 %tmp3 = call <8 x i16> @llvm.arm.neon.vpadals.v8i16.v16i8(<8 x i16> %tmp1, <16 x i8> %tmp2)63 ret <8 x i16> %tmp364}65 66define <4 x i32> @vpadalQs16(ptr %A, ptr %B) nounwind {67;CHECK-LABEL: vpadalQs16:68;CHECK: vpadal.s1669 %tmp1 = load <4 x i32>, ptr %A70 %tmp2 = load <8 x i16>, ptr %B71 %tmp3 = call <4 x i32> @llvm.arm.neon.vpadals.v4i32.v8i16(<4 x i32> %tmp1, <8 x i16> %tmp2)72 ret <4 x i32> %tmp373}74 75define <2 x i64> @vpadalQs32(ptr %A, ptr %B) nounwind {76;CHECK-LABEL: vpadalQs32:77;CHECK: vpadal.s3278 %tmp1 = load <2 x i64>, ptr %A79 %tmp2 = load <4 x i32>, ptr %B80 %tmp3 = call <2 x i64> @llvm.arm.neon.vpadals.v2i64.v4i32(<2 x i64> %tmp1, <4 x i32> %tmp2)81 ret <2 x i64> %tmp382}83 84define <8 x i16> @vpadalQu8(ptr %A, ptr %B) nounwind {85;CHECK-LABEL: vpadalQu8:86;CHECK: vpadal.u887 %tmp1 = load <8 x i16>, ptr %A88 %tmp2 = load <16 x i8>, ptr %B89 %tmp3 = call <8 x i16> @llvm.arm.neon.vpadalu.v8i16.v16i8(<8 x i16> %tmp1, <16 x i8> %tmp2)90 ret <8 x i16> %tmp391}92 93define <4 x i32> @vpadalQu16(ptr %A, ptr %B) nounwind {94;CHECK-LABEL: vpadalQu16:95;CHECK: vpadal.u1696 %tmp1 = load <4 x i32>, ptr %A97 %tmp2 = load <8 x i16>, ptr %B98 %tmp3 = call <4 x i32> @llvm.arm.neon.vpadalu.v4i32.v8i16(<4 x i32> %tmp1, <8 x i16> %tmp2)99 ret <4 x i32> %tmp3100}101 102define <2 x i64> @vpadalQu32(ptr %A, ptr %B) nounwind {103;CHECK-LABEL: vpadalQu32:104;CHECK: vpadal.u32105 %tmp1 = load <2 x i64>, ptr %A106 %tmp2 = load <4 x i32>, ptr %B107 %tmp3 = call <2 x i64> @llvm.arm.neon.vpadalu.v2i64.v4i32(<2 x i64> %tmp1, <4 x i32> %tmp2)108 ret <2 x i64> %tmp3109}110 111declare <4 x i16> @llvm.arm.neon.vpadals.v4i16.v8i8(<4 x i16>, <8 x i8>) nounwind readnone112declare <2 x i32> @llvm.arm.neon.vpadals.v2i32.v4i16(<2 x i32>, <4 x i16>) nounwind readnone113declare <1 x i64> @llvm.arm.neon.vpadals.v1i64.v2i32(<1 x i64>, <2 x i32>) nounwind readnone114 115declare <4 x i16> @llvm.arm.neon.vpadalu.v4i16.v8i8(<4 x i16>, <8 x i8>) nounwind readnone116declare <2 x i32> @llvm.arm.neon.vpadalu.v2i32.v4i16(<2 x i32>, <4 x i16>) nounwind readnone117declare <1 x i64> @llvm.arm.neon.vpadalu.v1i64.v2i32(<1 x i64>, <2 x i32>) nounwind readnone118 119declare <8 x i16> @llvm.arm.neon.vpadals.v8i16.v16i8(<8 x i16>, <16 x i8>) nounwind readnone120declare <4 x i32> @llvm.arm.neon.vpadals.v4i32.v8i16(<4 x i32>, <8 x i16>) nounwind readnone121declare <2 x i64> @llvm.arm.neon.vpadals.v2i64.v4i32(<2 x i64>, <4 x i32>) nounwind readnone122 123declare <8 x i16> @llvm.arm.neon.vpadalu.v8i16.v16i8(<8 x i16>, <16 x i8>) nounwind readnone124declare <4 x i32> @llvm.arm.neon.vpadalu.v4i32.v8i16(<4 x i32>, <8 x i16>) nounwind readnone125declare <2 x i64> @llvm.arm.neon.vpadalu.v2i64.v4i32(<2 x i64>, <4 x i32>) nounwind readnone126