110 lines · plain
1; RUN: llc -mtriple=arm-eabi -mattr=+neon %s -o - -verify-machineinstrs | FileCheck %s2 3%struct.__neon_int8x8x2_t = type { <8 x i8>, <8 x i8> }4%struct.__neon_int8x8x3_t = type { <8 x i8>, <8 x i8>, <8 x i8> }5%struct.__neon_int8x8x4_t = type { <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8> }6 7define <8 x i8> @vtbl1(ptr %A, ptr %B) nounwind {8;CHECK-LABEL: vtbl1:9;CHECK: vtbl.810 %tmp1 = load <8 x i8>, ptr %A11 %tmp2 = load <8 x i8>, ptr %B12 %tmp3 = call <8 x i8> @llvm.arm.neon.vtbl1(<8 x i8> %tmp1, <8 x i8> %tmp2)13 ret <8 x i8> %tmp314}15 16define <8 x i8> @vtbl2(ptr %A, ptr %B) nounwind {17;CHECK-LABEL: vtbl2:18;CHECK: vtbl.819 %tmp1 = load <8 x i8>, ptr %A20 %tmp2 = load %struct.__neon_int8x8x2_t, ptr %B21 %tmp3 = extractvalue %struct.__neon_int8x8x2_t %tmp2, 022 %tmp4 = extractvalue %struct.__neon_int8x8x2_t %tmp2, 123 %tmp5 = call <8 x i8> @llvm.arm.neon.vtbl2(<8 x i8> %tmp1, <8 x i8> %tmp3, <8 x i8> %tmp4)24 ret <8 x i8> %tmp525}26 27define <8 x i8> @vtbl3(ptr %A, ptr %B) nounwind {28;CHECK-LABEL: vtbl3:29;CHECK: vtbl.830 %tmp1 = load <8 x i8>, ptr %A31 %tmp2 = load %struct.__neon_int8x8x3_t, ptr %B32 %tmp3 = extractvalue %struct.__neon_int8x8x3_t %tmp2, 033 %tmp4 = extractvalue %struct.__neon_int8x8x3_t %tmp2, 134 %tmp5 = extractvalue %struct.__neon_int8x8x3_t %tmp2, 235 %tmp6 = call <8 x i8> @llvm.arm.neon.vtbl3(<8 x i8> %tmp1, <8 x i8> %tmp3, <8 x i8> %tmp4, <8 x i8> %tmp5)36 ret <8 x i8> %tmp637}38 39define <8 x i8> @vtbl4(ptr %A, ptr %B) nounwind {40;CHECK-LABEL: vtbl4:41;CHECK: vtbl.842 %tmp1 = load <8 x i8>, ptr %A43 %tmp2 = load %struct.__neon_int8x8x4_t, ptr %B44 %tmp3 = extractvalue %struct.__neon_int8x8x4_t %tmp2, 045 %tmp4 = extractvalue %struct.__neon_int8x8x4_t %tmp2, 146 %tmp5 = extractvalue %struct.__neon_int8x8x4_t %tmp2, 247 %tmp6 = extractvalue %struct.__neon_int8x8x4_t %tmp2, 348 %tmp7 = call <8 x i8> @llvm.arm.neon.vtbl4(<8 x i8> %tmp1, <8 x i8> %tmp3, <8 x i8> %tmp4, <8 x i8> %tmp5, <8 x i8> %tmp6)49 ret <8 x i8> %tmp750}51 52define <8 x i8> @vtbx1(ptr %A, ptr %B, ptr %C) nounwind {53;CHECK-LABEL: vtbx1:54;CHECK: vtbx.855 %tmp1 = load <8 x i8>, ptr %A56 %tmp2 = load <8 x i8>, ptr %B57 %tmp3 = load <8 x i8>, ptr %C58 %tmp4 = call <8 x i8> @llvm.arm.neon.vtbx1(<8 x i8> %tmp1, <8 x i8> %tmp2, <8 x i8> %tmp3)59 ret <8 x i8> %tmp460}61 62define <8 x i8> @vtbx2(ptr %A, ptr %B, ptr %C) nounwind {63;CHECK-LABEL: vtbx2:64;CHECK: vtbx.865 %tmp1 = load <8 x i8>, ptr %A66 %tmp2 = load %struct.__neon_int8x8x2_t, ptr %B67 %tmp3 = extractvalue %struct.__neon_int8x8x2_t %tmp2, 068 %tmp4 = extractvalue %struct.__neon_int8x8x2_t %tmp2, 169 %tmp5 = load <8 x i8>, ptr %C70 %tmp6 = call <8 x i8> @llvm.arm.neon.vtbx2(<8 x i8> %tmp1, <8 x i8> %tmp3, <8 x i8> %tmp4, <8 x i8> %tmp5)71 ret <8 x i8> %tmp672}73 74define <8 x i8> @vtbx3(ptr %A, ptr %B, ptr %C) nounwind {75;CHECK-LABEL: vtbx3:76;CHECK: vtbx.877 %tmp1 = load <8 x i8>, ptr %A78 %tmp2 = load %struct.__neon_int8x8x3_t, ptr %B79 %tmp3 = extractvalue %struct.__neon_int8x8x3_t %tmp2, 080 %tmp4 = extractvalue %struct.__neon_int8x8x3_t %tmp2, 181 %tmp5 = extractvalue %struct.__neon_int8x8x3_t %tmp2, 282 %tmp6 = load <8 x i8>, ptr %C83 %tmp7 = call <8 x i8> @llvm.arm.neon.vtbx3(<8 x i8> %tmp1, <8 x i8> %tmp3, <8 x i8> %tmp4, <8 x i8> %tmp5, <8 x i8> %tmp6)84 ret <8 x i8> %tmp785}86 87define <8 x i8> @vtbx4(ptr %A, ptr %B, ptr %C) nounwind {88;CHECK-LABEL: vtbx4:89;CHECK: vtbx.890 %tmp1 = load <8 x i8>, ptr %A91 %tmp2 = load %struct.__neon_int8x8x4_t, ptr %B92 %tmp3 = extractvalue %struct.__neon_int8x8x4_t %tmp2, 093 %tmp4 = extractvalue %struct.__neon_int8x8x4_t %tmp2, 194 %tmp5 = extractvalue %struct.__neon_int8x8x4_t %tmp2, 295 %tmp6 = extractvalue %struct.__neon_int8x8x4_t %tmp2, 396 %tmp7 = load <8 x i8>, ptr %C97 %tmp8 = call <8 x i8> @llvm.arm.neon.vtbx4(<8 x i8> %tmp1, <8 x i8> %tmp3, <8 x i8> %tmp4, <8 x i8> %tmp5, <8 x i8> %tmp6, <8 x i8> %tmp7)98 ret <8 x i8> %tmp899}100 101declare <8 x i8> @llvm.arm.neon.vtbl1(<8 x i8>, <8 x i8>) nounwind readnone102declare <8 x i8> @llvm.arm.neon.vtbl2(<8 x i8>, <8 x i8>, <8 x i8>) nounwind readnone103declare <8 x i8> @llvm.arm.neon.vtbl3(<8 x i8>, <8 x i8>, <8 x i8>, <8 x i8>) nounwind readnone104declare <8 x i8> @llvm.arm.neon.vtbl4(<8 x i8>, <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8>) nounwind readnone105 106declare <8 x i8> @llvm.arm.neon.vtbx1(<8 x i8>, <8 x i8>, <8 x i8>) nounwind readnone107declare <8 x i8> @llvm.arm.neon.vtbx2(<8 x i8>, <8 x i8>, <8 x i8>, <8 x i8>) nounwind readnone108declare <8 x i8> @llvm.arm.neon.vtbx3(<8 x i8>, <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8>) nounwind readnone109declare <8 x i8> @llvm.arm.neon.vtbx4(<8 x i8>, <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8>) nounwind readnone110