113 lines · plain
1; RUN: llc -mtriple=bpfel -mcpu=v1 < %s | FileCheck --check-prefix=CHECK-V1 %s2; RUN: llc -mtriple=bpfel -mcpu=v2 < %s | FileCheck --check-prefix=CHECK-V2 %s3 4define i16 @sccweqand(i16 %a, i16 %b) nounwind {5 %t1 = and i16 %a, %b6 %t2 = icmp eq i16 %t1, 07 %t3 = zext i1 %t2 to i168 ret i16 %t39}10; CHECK-LABEL: sccweqand:11; CHECK-V1: if r1 == 012; CHECK-V2: if r1 == 013 14define i16 @sccwneand(i16 %a, i16 %b) nounwind {15 %t1 = and i16 %a, %b16 %t2 = icmp ne i16 %t1, 017 %t3 = zext i1 %t2 to i1618 ret i16 %t319}20; CHECK-LABEL: sccwneand:21; CHECK-V1: if r1 != 022; CHECK-V2: if r1 != 023 24define i16 @sccwne(i16 %a, i16 %b) nounwind {25 %t1 = icmp ne i16 %a, %b26 %t2 = zext i1 %t1 to i1627 ret i16 %t228}29; CHECK-LABEL:sccwne:30; CHECK-V1: if r1 != r231; CHECK-V2: if r1 != r232 33define i16 @sccweq(i16 %a, i16 %b) nounwind {34 %t1 = icmp eq i16 %a, %b35 %t2 = zext i1 %t1 to i1636 ret i16 %t237}38; CHECK-LABEL:sccweq:39; CHECK-V1: if r1 == r240; CHECK-V2: if r1 == r241 42define i16 @sccwugt(i16 %a, i16 %b) nounwind {43 %t1 = icmp ugt i16 %a, %b44 %t2 = zext i1 %t1 to i1645 ret i16 %t246}47; CHECK-LABEL:sccwugt:48; CHECK-V1: if r1 > r249; CHECK-V2: if r1 > r250 51define i16 @sccwuge(i16 %a, i16 %b) nounwind {52 %t1 = icmp uge i16 %a, %b53 %t2 = zext i1 %t1 to i1654 ret i16 %t255}56; CHECK-LABEL:sccwuge:57; CHECK-V1: if r1 >= r258; CHECK-V2: if r1 >= r259 60define i16 @sccwult(i16 %a, i16 %b) nounwind {61 %t1 = icmp ult i16 %a, %b62 %t2 = zext i1 %t1 to i1663 ret i16 %t264}65; CHECK-LABEL:sccwult:66; CHECK-V1: if r2 > r167; CHECK-V2: if r1 < r268 69define i16 @sccwule(i16 %a, i16 %b) nounwind {70 %t1 = icmp ule i16 %a, %b71 %t2 = zext i1 %t1 to i1672 ret i16 %t273}74; CHECK-LABEL:sccwule:75; CHECK-V1: if r2 >= r176; CHECK-V2: if r1 <= r277 78define i16 @sccwsgt(i16 %a, i16 %b) nounwind {79 %t1 = icmp sgt i16 %a, %b80 %t2 = zext i1 %t1 to i1681 ret i16 %t282}83; CHECK-LABEL:sccwsgt:84; CHECK-V1: if r1 s> r285; CHECK-V2: if r1 s> r286 87define i16 @sccwsge(i16 %a, i16 %b) nounwind {88 %t1 = icmp sge i16 %a, %b89 %t2 = zext i1 %t1 to i1690 ret i16 %t291}92; CHECK-LABEL:sccwsge:93; CHECK-V1: if r1 s>= r294; CHECK-V2: if r1 s>= r295 96define i16 @sccwslt(i16 %a, i16 %b) nounwind {97 %t1 = icmp slt i16 %a, %b98 %t2 = zext i1 %t1 to i1699 ret i16 %t2100}101; CHECK-LABEL:sccwslt:102; CHECK-V1: if r2 s> r1103; CHECK-V2: if r1 s< r2104 105define i16 @sccwsle(i16 %a, i16 %b) nounwind {106 %t1 = icmp sle i16 %a, %b107 %t2 = zext i1 %t1 to i16108 ret i16 %t2109}110; CHECK-LABEL:sccwsle:111; CHECK-V1: if r2 s>= r1112; CHECK-V2: if r1 s<= r2113