49 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 52; RUN: opt -S -dxil-intrinsic-expansion %s | FileCheck %s3 4target triple = "dxil-pc-shadermodel6.2-compute"5 6define void @loadi64() {7; CHECK-LABEL: define void @loadi64() {8; CHECK-NEXT: [[BUFFER:%.*]] = tail call target("dx.TypedBuffer", i64, 1, 0, 0) @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_i64_1_0_0t(i32 0, i32 0, i32 1, i32 0, ptr null)9; CHECK-NEXT: [[TMP1:%.*]] = call { <2 x i32>, i1 } @llvm.dx.resource.load.typedbuffer.v2i32.tdx.TypedBuffer_i64_1_0_0t(target("dx.TypedBuffer", i64, 1, 0, 0) [[BUFFER]], i32 0)10; CHECK-NEXT: [[TMP2:%.*]] = extractvalue { <2 x i32>, i1 } [[TMP1]], 011; CHECK-NEXT: [[TMP3:%.*]] = extractelement <2 x i32> [[TMP2]], i32 012; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[TMP2]], i32 113; CHECK-NEXT: [[TMP5:%.*]] = zext i32 [[TMP3]] to i6414; CHECK-NEXT: [[TMP6:%.*]] = zext i32 [[TMP4]] to i6415; CHECK-NEXT: [[TMP7:%.*]] = shl i64 [[TMP6]], 3216; CHECK-NEXT: [[TMP8:%.*]] = or i64 [[TMP5]], [[TMP7]]17; CHECK-NEXT: ret void18;19 %buffer = tail call target("dx.TypedBuffer", i64, 1, 0, 0) @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_i64_1_0_0t(i32 0, i32 0, i32 1, i32 0, ptr null)20 %result = call { i64, i1 } @llvm.dx.resource.load.typedbuffer.tdx.TypedBuffer_i64_1_0_0t(target("dx.TypedBuffer", i64, 1, 0, 0) %buffer, i32 0)21 ret void22}23 24define void @loadv2i64() {25; CHECK-LABEL: define void @loadv2i64() {26; CHECK-NEXT: [[BUFFER:%.*]] = tail call target("dx.TypedBuffer", <2 x i64>, 1, 0, 0) @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_v2i64_1_0_0t(i32 0, i32 0, i32 1, i32 0, ptr null)27; CHECK-NEXT: [[TMP1:%.*]] = call { <4 x i32>, i1 } @llvm.dx.resource.load.typedbuffer.v4i32.tdx.TypedBuffer_v2i64_1_0_0t(target("dx.TypedBuffer", <2 x i64>, 1, 0, 0) [[BUFFER]], i32 0)28; CHECK-NEXT: [[TMP2:%.*]] = extractvalue { <4 x i32>, i1 } [[TMP1]], 029; CHECK-NEXT: [[TMP3:%.*]] = extractelement <4 x i32> [[TMP2]], i32 030; CHECK-NEXT: [[TMP4:%.*]] = extractelement <4 x i32> [[TMP2]], i32 131; CHECK-NEXT: [[TMP5:%.*]] = extractelement <4 x i32> [[TMP2]], i32 232; CHECK-NEXT: [[TMP6:%.*]] = extractelement <4 x i32> [[TMP2]], i32 333; CHECK-NEXT: [[TMP7:%.*]] = zext i32 [[TMP3]] to i6434; CHECK-NEXT: [[TMP8:%.*]] = zext i32 [[TMP4]] to i6435; CHECK-NEXT: [[TMP9:%.*]] = shl i64 [[TMP8]], 3236; CHECK-NEXT: [[TMP10:%.*]] = or i64 [[TMP7]], [[TMP9]]37; CHECK-NEXT: [[TMP11:%.*]] = insertelement <2 x i64> poison, i64 [[TMP10]], i32 038; CHECK-NEXT: [[TMP12:%.*]] = zext i32 [[TMP5]] to i6439; CHECK-NEXT: [[TMP13:%.*]] = zext i32 [[TMP6]] to i6440; CHECK-NEXT: [[TMP14:%.*]] = shl i64 [[TMP13]], 3241; CHECK-NEXT: [[TMP15:%.*]] = or i64 [[TMP12]], [[TMP14]]42; CHECK-NEXT: [[TMP16:%.*]] = insertelement <2 x i64> [[TMP11]], i64 [[TMP15]], i32 143; CHECK-NEXT: ret void44;45 %buffer = tail call target("dx.TypedBuffer", <2 x i64>, 1, 0, 0) @llvm.dx.resource.handlefrombinding.tdx.TypedBuffer_v2i64_1_0_0t(i32 0, i32 0, i32 1, i32 0, ptr null)46 %result = call { <2 x i64>, i1 } @llvm.dx.resource.load.typedbuffer.tdx.TypedBuffer_v2i64_1_0_0t(target("dx.TypedBuffer", <2 x i64>, 1, 0, 0) %buffer, i32 0)47 ret void48}49