16 lines · plain
1; RUN: llc -mtriple=hexagon -enable-aa-sched-mi < %s2; REQUIRES: asserts3 4; Make sure the base is a register and not an address.5 6define fastcc void @Get_lsp_pol(ptr nocapture %f) #0 {7entry:8 %f5 = alloca i32, align 49 %arrayidx103 = getelementptr inbounds i32, ptr %f, i32 410 store i32 0, ptr %arrayidx103, align 411 %f5.0.load185 = load volatile i32, ptr %f5, align 412 ret void13}14 15attributes #0 = { nounwind "less-precise-fpmad"="false" "frame-pointer"="all" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "unsafe-fp-math"="false" "use-soft-float"="false" }16