48 lines · plain
1; RUN: llc -mtriple=hexagon -O2 < %s2; REQUIRES: asserts3 4; Test that the dead and kill flags are not added incorrectly during the5; Hexagon Expand Condsets pass. The pass shouldn't add a kill flag to a use that6; is tied to a definition, and the pass shouldn't remove the dead flag for a7; definition that is really dead. The removal of the dead flag causes an assert8; in the Machine Scheduler when querying live interval information.9 10define void @f0() #0 {11b0:12 br label %b113 14b1: ; preds = %b3, %b015 %v0 = load i16, ptr undef, align 416 %v1 = sext i16 %v0 to i3217 %v2 = and i32 %v1, 718 %v3 = sub nsw i32 8, %v219 %v4 = sub nsw i32 8, 020 br label %b221 22b2: ; preds = %b2, %b123 %v5 = phi ptr [ undef, %b1 ], [ %v16, %b2 ]24 %v6 = phi i32 [ 4, %b1 ], [ %v17, %b2 ]25 %v7 = load i8, ptr undef, align 126 %v8 = zext i8 %v7 to i3227 %v9 = mul nuw nsw i32 %v8, %v328 %v10 = add nuw nsw i32 0, %v929 %v11 = mul nuw nsw i32 %v10, %v430 %v12 = add nuw nsw i32 0, %v1131 %v13 = lshr i32 %v12, 632 %v14 = trunc i32 %v13 to i833 store i8 %v14, ptr %v5, align 134 %v15 = getelementptr inbounds i8, ptr %v5, i32 135 %v16 = select i1 undef, ptr undef, ptr %v1536 %v17 = add nsw i32 %v6, -137 %v18 = icmp eq i32 %v17, 038 br i1 %v18, label %b3, label %b239 40b3: ; preds = %b241 br i1 undef, label %b1, label %b442 43b4: ; preds = %b344 ret void45}46 47attributes #0 = { nounwind "target-cpu"="hexagonv65" }48