66 lines · plain
1; RUN: llc -mtriple=hexagon -enable-pipeliner -pipeliner-max-stages=3 < %s -pipeliner-experimental-cg=true | FileCheck %s2 3%s.0 = type { i16, i8, i8, i16, i8, i8, i16, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i16, i8, i8, %s.1, [2 x [16 x %s.2]], ptr, ptr, ptr, [120 x i8], i8, i8, ptr, [2 x [120 x [8 x i8]]], [56 x i8], [2 x [121 x %s.5]], [2 x %s.5], ptr, ptr, i32, i32, i16, i8, i8, %s.7, %s.9, %s.11, ptr, ptr }4%s.1 = type { i8, i8, i8, i8, i8, i8, i8, i8, i32, i8, [16 x i8], i8, [4 x i8], [32 x i16], [32 x i16], [2 x i8], [4 x i8], [2 x [4 x i8]], [2 x [4 x i8]], i32, i32, i16, i8 }5%s.2 = type { [2 x i16] }6%s.3 = type { ptr, ptr, i32, i32 }7%s.4 = type { ptr, ptr, ptr, i32, i32, i32, i32 }8%s.5 = type { %s.6, [2 x [4 x %s.2]], [2 x [2 x i8]], [2 x i8] }9%s.6 = type { i8, i8, i8, i8, i8, i8, i8, i8, i32 }10%s.7 = type { [12 x %s.8], [4 x %s.8], [2 x %s.8], [4 x %s.8], [6 x %s.8], [2 x [7 x %s.8]], [4 x %s.8], [3 x [4 x %s.8]], [3 x %s.8], [3 x %s.8] }11%s.8 = type { i8, i8 }12%s.9 = type { [371 x %s.8], [6 x %s.10] }13%s.10 = type { ptr, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 }14%s.11 = type { i32, i32, ptr }15 16; Function Attrs: nounwind17define void @f0(ptr %a0, ptr %a1, ptr %a2, ptr %a3, ptr %a4, i32 %a5) #0 {18b0:19 %v0 = load i8, ptr %a1, align 1, !tbaa !020 %v1 = icmp eq i8 %v0, 121 br i1 %v1, label %b1, label %b222 23; CHECK: loop0(.LBB0_[[LOOP:.]],24; CHECK: .LBB0_[[LOOP]]:25; CHECK: memh([[REG0:(r[0-9]+)]]+#0) = #026; CHECK: }{{[ \t]*}}:endloop027 28b1: ; preds = %b1, %b029 %v2 = phi ptr [ %v17, %b1 ], [ %a2, %b0 ]30 %v3 = phi i32 [ %v18, %b1 ], [ 0, %b0 ]31 %v4 = getelementptr inbounds %s.0, ptr %a0, i32 0, i32 25, i32 10, i32 %v332 %v5 = load i8, ptr %v4, align 1, !tbaa !033 %v6 = zext i8 %v5 to i1634 %v7 = add nsw i32 %v3, 135 %v8 = getelementptr inbounds %s.0, ptr %a0, i32 0, i32 25, i32 10, i32 %v736 %v9 = load i8, ptr %v8, align 1, !tbaa !037 %v10 = or i16 0, %v638 %v11 = load i8, ptr %a1, align 1, !tbaa !039 %v12 = zext i8 %v11 to i1640 %v13 = shl nuw i16 %v12, 841 %v14 = or i16 %v10, %v1342 %v15 = or i16 %v14, 043 %v16 = getelementptr inbounds i16, ptr %v2, i32 144 store ptr %v16, ptr %a3, align 4, !tbaa !345 store i16 %v15, ptr %v2, align 2, !tbaa !546 %v17 = getelementptr inbounds i16, ptr %v2, i32 247 store ptr %v17, ptr %a4, align 4, !tbaa !348 store i16 0, ptr %v16, align 2, !tbaa !549 %v18 = add nsw i32 %v3, 850 %v19 = icmp slt i32 %v18, %a551 br i1 %v19, label %b1, label %b252 53b2: ; preds = %b1, %b054 ret void55}56 57attributes #0 = { nounwind "target-cpu"="hexagonv55" }58 59!0 = !{!1, !1, i64 0}60!1 = !{!"omnipotent char", !2}61!2 = !{!"Simple C/C++ TBAA"}62!3 = !{!4, !4, i64 0}63!4 = !{!"any pointer", !1}64!5 = !{!6, !6, i64 0}65!6 = !{!"short", !1}66