68 lines · plain
1; RUN: llc -mtriple=hexagon -enable-pipeliner -stats \2; RUN: -pipeliner-prune-loop-carried=false -fp-contract=fast \3; RUN: -o /dev/null < %s 2>&1 -pipeliner-experimental-cg=true | FileCheck %s --check-prefix=STATS4; REQUIRES: asserts5 6; That that we do not pipeline this loop. The recurrence is too large. If7; we pipeline this example, that means we're not checking the complete8; chain of dependences.9 10; STATS-NOT: 1 pipeliner - Number of loops software pipelined11 12; Function Attrs: nounwind13define void @f0(i32 %a0, i32 %a1, double %a2, double %a3, ptr %a4, ptr %a5, ptr %a6, ptr %a7, ptr %a8, ptr %a9, ptr %a10, ptr %a11) #0 {14b0:15 br i1 undef, label %b1, label %b416 17b1: ; preds = %b3, %b018 br label %b219 20b2: ; preds = %b2, %b121 %v0 = phi ptr [ %v22, %b2 ], [ %a5, %b1 ]22 %v1 = phi ptr [ %v23, %b2 ], [ %a6, %b1 ]23 %v2 = phi ptr [ %v24, %b2 ], [ %a7, %b1 ]24 %v3 = phi i32 [ %v20, %b2 ], [ 0, %b1 ]25 %v4 = load i8, ptr %v0, align 1, !tbaa !026 %v5 = zext i8 %v4 to i3227 %v6 = load i8, ptr %v1, align 1, !tbaa !028 %v7 = sext i8 %v6 to i3229 %v8 = load i8, ptr %v2, align 1, !tbaa !030 %v9 = sext i8 %v8 to i3231 %v10 = mul nsw i32 %v9, %v732 %v11 = add nsw i32 %v10, %v533 %v12 = trunc i32 %v11 to i834 store i8 %v12, ptr undef, align 1, !tbaa !035 %v13 = load i8, ptr %v2, align 1, !tbaa !036 %v14 = sext i8 %v13 to i3237 %v15 = load i8, ptr undef, align 1, !tbaa !038 %v16 = sext i8 %v15 to i3239 %v17 = mul nsw i32 %v16, %v1440 %v18 = add i32 %v17, %v1141 %v19 = trunc i32 %v18 to i842 store i8 %v19, ptr %v0, align 1, !tbaa !043 %v20 = add nsw i32 %v3, 144 store i8 0, ptr undef, align 1, !tbaa !045 %v21 = icmp eq i32 %v20, undef46 %v22 = getelementptr i8, ptr %v0, i32 147 %v23 = getelementptr i8, ptr %v1, i32 148 %v24 = getelementptr i8, ptr %v2, i32 149 br i1 %v21, label %b3, label %b250 51b3: ; preds = %b252 tail call void @f1(i32 %a1, ptr %a4, ptr %a5, ptr %a6, ptr %a7, ptr %a8, ptr %a9, ptr %a10, ptr %a11, i8 signext 1) #253 br i1 undef, label %b4, label %b154 55b4: ; preds = %b3, %b056 ret void57}58 59declare void @f1(i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8 signext) #160 61attributes #0 = { nounwind "target-cpu"="hexagonv55" }62attributes #1 = { "target-cpu"="hexagonv55" }63attributes #2 = { nounwind }64 65!0 = !{!1, !1, i64 0}66!1 = !{!"omnipotent char", !2, i64 0}67!2 = !{!"Simple C/C++ TBAA"}68