45 lines · plain
1; RUN: llc -mtriple=hexagon -O2 -disable-hexagon-shuffle=1 < %s | FileCheck %s2; CHECK: vmemu(r{{[0-9]}}+#0) = v{{[0-9]*}}3 4target triple = "hexagon"5 6; Function Attrs: nounwind7define void @f0(ptr %a0, ptr %a1) #0 {8b0:9 %v0 = alloca ptr, align 410 %v1 = alloca ptr, align 411 %v2 = alloca <16 x i32>, align 6412 %v3 = alloca <16 x i32>, align 6413 %v4 = alloca <32 x i32>, align 12814 store ptr %a0, ptr %v0, align 415 store ptr %a1, ptr %v1, align 416 %v5 = load ptr, ptr %v0, align 417 %v6 = load <16 x i32>, ptr %v2, align 6418 call void asm sideeffect " $1 = vmemu($0);\0A", "r,v"(ptr %v5, <16 x i32> %v6) #1, !srcloc !019 %v7 = load ptr, ptr %v0, align 420 %v8 = load <16 x i32>, ptr %v3, align 6421 call void asm sideeffect " $1 = vmemu($0);\0A", "r,v"(ptr %v7, <16 x i32> %v8) #1, !srcloc !122 %v9 = load <32 x i32>, ptr %v4, align 12823 %v10 = load <16 x i32>, ptr %v2, align 6424 %v11 = load <16 x i32>, ptr %v3, align 6425 call void asm sideeffect " $0 = vcombine($1,$2);\0A", "v,v,v"(<32 x i32> %v9, <16 x i32> %v10, <16 x i32> %v11) #1, !srcloc !226 %v12 = load ptr, ptr %v1, align 427 %v13 = load <16 x i32>, ptr %v2, align 6428 call void asm sideeffect " vmemu($0) = $1;\0A", "r,v,~{memory}"(ptr %v12, <16 x i32> %v13) #1, !srcloc !329 ret void30}31 32; Function Attrs: nounwind33define i32 @f1() #0 {34b0:35 ret i32 036}37 38attributes #0 = { nounwind "target-cpu"="hexagonv60" "target-features"="+hvxv60,+hvx-length64b" }39attributes #1 = { nounwind }40 41!0 = !{i32 272}42!1 = !{i32 348}43!2 = !{i32 424}44!3 = !{i32 519}45