188 lines · plain
1; RUN: llc -mtriple=hexagon -mcpu=hexagonv62 -mtriple=hexagon-unknown-linux-musl -O0 < %s | FileCheck %s2 3; CHECK-LABEL: foo:4 5; Check Function prologue.6; Note. All register numbers and offset are fixed.7; Hence, no need of regular expression.8 9; CHECK: r29 = add(r29,#-16)10; CHECK: r7:6 = memd(r29+#16)11; CHECK: memd(r29+#0) = r7:612; CHECK: r7:6 = memd(r29+#24)13; CHECK: memd(r29+#8) = r7:614; CHECK: r7:6 = memd(r29+#32)15; CHECK: memd(r29+#16) = r7:616; CHECK: r7:6 = memd(r29+#40)17; CHECK: memd(r29+#24) = r7:618; CHECK: memw(r29+#36) = r319; CHECK: memw(r29+#40) = r420; CHECK: memw(r29+#44) = r521; CHECK: r29 = add(r29,#16)22 23%struct.AAA = type { i32, i32, i32, i32 }24%struct.__va_list_tag = type { ptr, ptr, ptr }25 26@aaa = global %struct.AAA { i32 100, i32 200, i32 300, i32 400 }, align 427@xxx = global %struct.AAA { i32 100, i32 200, i32 300, i32 400 }, align 428@yyy = global %struct.AAA { i32 100, i32 200, i32 300, i32 400 }, align 429@ccc = global %struct.AAA { i32 10, i32 20, i32 30, i32 40 }, align 430@fff = global %struct.AAA { i32 1, i32 2, i32 3, i32 4 }, align 431@.str = private unnamed_addr constant [13 x i8] c"result = %d\0A\00", align 132 33; Function Attrs: nounwind34define i32 @foo(i32 %xx, i32 %z, i32 %m, ptr byval(%struct.AAA) align 4 %bbb, ptr byval(%struct.AAA) align 4 %GGG, ...) #0 {35entry:36 %xx.addr = alloca i32, align 437 %z.addr = alloca i32, align 438 %m.addr = alloca i32, align 439 %ap = alloca [1 x %struct.__va_list_tag], align 840 %d = alloca i32, align 441 %ret = alloca i32, align 442 %ddd = alloca %struct.AAA, align 443 %ggg = alloca %struct.AAA, align 444 %nnn = alloca %struct.AAA, align 445 store i32 %xx, ptr %xx.addr, align 446 store i32 %z, ptr %z.addr, align 447 store i32 %m, ptr %m.addr, align 448 store i32 0, ptr %ret, align 449 call void @llvm.va_start(ptr %ap)50 %d2 = getelementptr inbounds %struct.AAA, ptr %bbb, i32 0, i32 351 %0 = load i32, ptr %d2, align 452 %1 = load i32, ptr %ret, align 453 %add = add nsw i32 %1, %054 store i32 %add, ptr %ret, align 455 %2 = load i32, ptr %z.addr, align 456 %3 = load i32, ptr %ret, align 457 %add3 = add nsw i32 %3, %258 store i32 %add3, ptr %ret, align 459 br label %vaarg.maybe_reg60 61vaarg.maybe_reg: ; preds = %entry62 %__current_saved_reg_area_pointer = load ptr, ptr %ap63 %__saved_reg_area_end_pointer_p = getelementptr inbounds %struct.__va_list_tag, ptr %ap, i32 0, i32 164 %__saved_reg_area_end_pointer = load ptr, ptr %__saved_reg_area_end_pointer_p65 %__new_saved_reg_area_pointer = getelementptr i8, ptr %__current_saved_reg_area_pointer, i32 466 %4 = icmp sgt ptr %__new_saved_reg_area_pointer, %__saved_reg_area_end_pointer67 br i1 %4, label %vaarg.on_stack, label %vaarg.in_reg68 69vaarg.in_reg: ; preds = %vaarg.maybe_reg70 store ptr %__new_saved_reg_area_pointer, ptr %ap71 br label %vaarg.end72 73vaarg.on_stack: ; preds = %vaarg.maybe_reg74 %__overflow_area_pointer_p = getelementptr inbounds %struct.__va_list_tag, ptr %ap, i32 0, i32 275 %__overflow_area_pointer = load ptr, ptr %__overflow_area_pointer_p76 %__overflow_area_pointer.next = getelementptr i8, ptr %__overflow_area_pointer, i32 477 store ptr %__overflow_area_pointer.next, ptr %__overflow_area_pointer_p78 store ptr %__overflow_area_pointer.next, ptr %ap79 br label %vaarg.end80 81vaarg.end: ; preds = %vaarg.on_stack, %vaarg.in_reg82 %vaarg.addr = phi ptr [ %__current_saved_reg_area_pointer, %vaarg.in_reg ], [ %__overflow_area_pointer, %vaarg.on_stack ]83 %5 = load i32, ptr %vaarg.addr84 store i32 %5, ptr %d, align 485 %6 = load i32, ptr %d, align 486 %7 = load i32, ptr %ret, align 487 %add5 = add nsw i32 %7, %688 store i32 %add5, ptr %ret, align 489 %__overflow_area_pointer_p7 = getelementptr inbounds %struct.__va_list_tag, ptr %ap, i32 0, i32 290 %__overflow_area_pointer8 = load ptr, ptr %__overflow_area_pointer_p791 %__overflow_area_pointer.next9 = getelementptr i8, ptr %__overflow_area_pointer8, i32 1692 store ptr %__overflow_area_pointer.next9, ptr %__overflow_area_pointer_p793 call void @llvm.memcpy.p0.p0.i32(ptr %ddd, ptr %__overflow_area_pointer8, i32 16, i32 4, i1 false)94 %d10 = getelementptr inbounds %struct.AAA, ptr %ddd, i32 0, i32 395 %8 = load i32, ptr %d10, align 496 %9 = load i32, ptr %ret, align 497 %add11 = add nsw i32 %9, %898 store i32 %add11, ptr %ret, align 499 %__overflow_area_pointer_p13 = getelementptr inbounds %struct.__va_list_tag, ptr %ap, i32 0, i32 2100 %__overflow_area_pointer14 = load ptr, ptr %__overflow_area_pointer_p13101 %__overflow_area_pointer.next15 = getelementptr i8, ptr %__overflow_area_pointer14, i32 16102 store ptr %__overflow_area_pointer.next15, ptr %__overflow_area_pointer_p13103 call void @llvm.memcpy.p0.p0.i32(ptr %ggg, ptr %__overflow_area_pointer14, i32 16, i32 4, i1 false)104 %d16 = getelementptr inbounds %struct.AAA, ptr %ggg, i32 0, i32 3105 %10 = load i32, ptr %d16, align 4106 %11 = load i32, ptr %ret, align 4107 %add17 = add nsw i32 %11, %10108 store i32 %add17, ptr %ret, align 4109 %__overflow_area_pointer_p19 = getelementptr inbounds %struct.__va_list_tag, ptr %ap, i32 0, i32 2110 %__overflow_area_pointer20 = load ptr, ptr %__overflow_area_pointer_p19111 %__overflow_area_pointer.next21 = getelementptr i8, ptr %__overflow_area_pointer20, i32 16112 store ptr %__overflow_area_pointer.next21, ptr %__overflow_area_pointer_p19113 call void @llvm.memcpy.p0.p0.i32(ptr %nnn, ptr %__overflow_area_pointer20, i32 16, i32 4, i1 false)114 %d22 = getelementptr inbounds %struct.AAA, ptr %nnn, i32 0, i32 3115 %12 = load i32, ptr %d22, align 4116 %13 = load i32, ptr %ret, align 4117 %add23 = add nsw i32 %13, %12118 store i32 %add23, ptr %ret, align 4119 br label %vaarg.maybe_reg25120 121vaarg.maybe_reg25: ; preds = %vaarg.end122 %__current_saved_reg_area_pointer27 = load ptr, ptr %ap123 %__saved_reg_area_end_pointer_p28 = getelementptr inbounds %struct.__va_list_tag, ptr %ap, i32 0, i32 1124 %__saved_reg_area_end_pointer29 = load ptr, ptr %__saved_reg_area_end_pointer_p28125 %__new_saved_reg_area_pointer30 = getelementptr i8, ptr %__current_saved_reg_area_pointer27, i32 4126 %14 = icmp sgt ptr %__new_saved_reg_area_pointer30, %__saved_reg_area_end_pointer29127 br i1 %14, label %vaarg.on_stack32, label %vaarg.in_reg31128 129vaarg.in_reg31: ; preds = %vaarg.maybe_reg25130 store ptr %__new_saved_reg_area_pointer30, ptr %ap131 br label %vaarg.end36132 133vaarg.on_stack32: ; preds = %vaarg.maybe_reg25134 %__overflow_area_pointer_p33 = getelementptr inbounds %struct.__va_list_tag, ptr %ap, i32 0, i32 2135 %__overflow_area_pointer34 = load ptr, ptr %__overflow_area_pointer_p33136 %__overflow_area_pointer.next35 = getelementptr i8, ptr %__overflow_area_pointer34, i32 4137 store ptr %__overflow_area_pointer.next35, ptr %__overflow_area_pointer_p33138 store ptr %__overflow_area_pointer.next35, ptr %ap139 br label %vaarg.end36140 141vaarg.end36: ; preds = %vaarg.on_stack32, %vaarg.in_reg31142 %vaarg.addr37 = phi ptr [ %__current_saved_reg_area_pointer27, %vaarg.in_reg31 ], [ %__overflow_area_pointer34, %vaarg.on_stack32 ]143 %15 = load i32, ptr %vaarg.addr37144 store i32 %15, ptr %d, align 4145 %16 = load i32, ptr %d, align 4146 %17 = load i32, ptr %ret, align 4147 %add38 = add nsw i32 %17, %16148 store i32 %add38, ptr %ret, align 4149 %18 = load i32, ptr %m.addr, align 4150 %19 = load i32, ptr %ret, align 4151 %add39 = add nsw i32 %19, %18152 store i32 %add39, ptr %ret, align 4153 call void @llvm.va_end(ptr %ap)154 %20 = load i32, ptr %ret, align 4155 ret i32 %20156}157 158; Function Attrs: nounwind159declare void @llvm.va_start(ptr) #1160 161; Function Attrs: nounwind162declare void @llvm.memcpy.p0.p0.i32(ptr nocapture, ptr nocapture readonly, i32, i32, i1) #1163 164; Function Attrs: nounwind165declare void @llvm.va_end(ptr) #1166 167; Function Attrs: nounwind168define i32 @main() #0 {169entry:170 %retval = alloca i32, align 4171 %x = alloca i32, align 4172 store i32 0, ptr %retval173 %call = call i32 (i32, i32, i32, ptr, ptr, ...) @foo(i32 1, i32 3, i32 5, ptr byval(%struct.AAA) align 4 @aaa, ptr byval(%struct.AAA) align 4 @fff, i32 2, ptr byval(%struct.AAA) align 4 @xxx, ptr byval(%struct.AAA) align 4 @yyy, ptr byval(%struct.AAA) align 4 @ccc, i32 4)174 store i32 %call, ptr %x, align 4175 %0 = load i32, ptr %x, align 4176 %call1 = call i32 (ptr, ...) @printf(ptr @.str, i32 %0)177 %1 = load i32, ptr %x, align 4178 ret i32 %1179}180 181declare i32 @printf(ptr, ...) #2182 183attributes #0 = { nounwind }184 185!llvm.ident = !{!0}186 187!0 = !{!"Clang 3.1"}188