100 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc --mtriple=loongarch32 --mattr=+32s,+lasx < %s | FileCheck %s3; RUN: llc --mtriple=loongarch64 --mattr=+lasx < %s | FileCheck %s4 5declare <32 x i8> @llvm.loongarch.lasx.xvsat.b(<32 x i8>, i32)6 7define <32 x i8> @lasx_xvsat_b(<32 x i8> %va) nounwind {8; CHECK-LABEL: lasx_xvsat_b:9; CHECK: # %bb.0: # %entry10; CHECK-NEXT: xvsat.b $xr0, $xr0, 111; CHECK-NEXT: ret12entry:13 %res = call <32 x i8> @llvm.loongarch.lasx.xvsat.b(<32 x i8> %va, i32 1)14 ret <32 x i8> %res15}16 17declare <16 x i16> @llvm.loongarch.lasx.xvsat.h(<16 x i16>, i32)18 19define <16 x i16> @lasx_xvsat_h(<16 x i16> %va) nounwind {20; CHECK-LABEL: lasx_xvsat_h:21; CHECK: # %bb.0: # %entry22; CHECK-NEXT: xvsat.h $xr0, $xr0, 123; CHECK-NEXT: ret24entry:25 %res = call <16 x i16> @llvm.loongarch.lasx.xvsat.h(<16 x i16> %va, i32 1)26 ret <16 x i16> %res27}28 29declare <8 x i32> @llvm.loongarch.lasx.xvsat.w(<8 x i32>, i32)30 31define <8 x i32> @lasx_xvsat_w(<8 x i32> %va) nounwind {32; CHECK-LABEL: lasx_xvsat_w:33; CHECK: # %bb.0: # %entry34; CHECK-NEXT: xvsat.w $xr0, $xr0, 135; CHECK-NEXT: ret36entry:37 %res = call <8 x i32> @llvm.loongarch.lasx.xvsat.w(<8 x i32> %va, i32 1)38 ret <8 x i32> %res39}40 41declare <4 x i64> @llvm.loongarch.lasx.xvsat.d(<4 x i64>, i32)42 43define <4 x i64> @lasx_xvsat_d(<4 x i64> %va) nounwind {44; CHECK-LABEL: lasx_xvsat_d:45; CHECK: # %bb.0: # %entry46; CHECK-NEXT: xvsat.d $xr0, $xr0, 147; CHECK-NEXT: ret48entry:49 %res = call <4 x i64> @llvm.loongarch.lasx.xvsat.d(<4 x i64> %va, i32 1)50 ret <4 x i64> %res51}52 53declare <32 x i8> @llvm.loongarch.lasx.xvsat.bu(<32 x i8>, i32)54 55define <32 x i8> @lasx_xvsat_bu(<32 x i8> %va) nounwind {56; CHECK-LABEL: lasx_xvsat_bu:57; CHECK: # %bb.0: # %entry58; CHECK-NEXT: xvsat.bu $xr0, $xr0, 159; CHECK-NEXT: ret60entry:61 %res = call <32 x i8> @llvm.loongarch.lasx.xvsat.bu(<32 x i8> %va, i32 1)62 ret <32 x i8> %res63}64 65declare <16 x i16> @llvm.loongarch.lasx.xvsat.hu(<16 x i16>, i32)66 67define <16 x i16> @lasx_xvsat_hu(<16 x i16> %va) nounwind {68; CHECK-LABEL: lasx_xvsat_hu:69; CHECK: # %bb.0: # %entry70; CHECK-NEXT: xvsat.hu $xr0, $xr0, 171; CHECK-NEXT: ret72entry:73 %res = call <16 x i16> @llvm.loongarch.lasx.xvsat.hu(<16 x i16> %va, i32 1)74 ret <16 x i16> %res75}76 77declare <8 x i32> @llvm.loongarch.lasx.xvsat.wu(<8 x i32>, i32)78 79define <8 x i32> @lasx_xvsat_wu(<8 x i32> %va) nounwind {80; CHECK-LABEL: lasx_xvsat_wu:81; CHECK: # %bb.0: # %entry82; CHECK-NEXT: xvsat.wu $xr0, $xr0, 183; CHECK-NEXT: ret84entry:85 %res = call <8 x i32> @llvm.loongarch.lasx.xvsat.wu(<8 x i32> %va, i32 1)86 ret <8 x i32> %res87}88 89declare <4 x i64> @llvm.loongarch.lasx.xvsat.du(<4 x i64>, i32)90 91define <4 x i64> @lasx_xvsat_du(<4 x i64> %va) nounwind {92; CHECK-LABEL: lasx_xvsat_du:93; CHECK: # %bb.0: # %entry94; CHECK-NEXT: xvsat.du $xr0, $xr0, 195; CHECK-NEXT: ret96entry:97 %res = call <4 x i64> @llvm.loongarch.lasx.xvsat.du(<4 x i64> %va, i32 1)98 ret <4 x i64> %res99}100