292 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc --mtriple=loongarch32 --mattr=+32s,+lsx < %s | FileCheck %s3; RUN: llc --mtriple=loongarch64 --mattr=+lsx < %s | FileCheck %s4 5declare <8 x i16> @llvm.loongarch.lsx.vmaddwev.h.b(<8 x i16>, <16 x i8>, <16 x i8>)6 7define <8 x i16> @lsx_vmaddwev_h_b(<8 x i16> %va, <16 x i8> %vb, <16 x i8> %vc) nounwind {8; CHECK-LABEL: lsx_vmaddwev_h_b:9; CHECK: # %bb.0: # %entry10; CHECK-NEXT: vmaddwev.h.b $vr0, $vr1, $vr211; CHECK-NEXT: ret12entry:13 %res = call <8 x i16> @llvm.loongarch.lsx.vmaddwev.h.b(<8 x i16> %va, <16 x i8> %vb, <16 x i8> %vc)14 ret <8 x i16> %res15}16 17declare <4 x i32> @llvm.loongarch.lsx.vmaddwev.w.h(<4 x i32>, <8 x i16>, <8 x i16>)18 19define <4 x i32> @lsx_vmaddwev_w_h(<4 x i32> %va, <8 x i16> %vb, <8 x i16> %vc) nounwind {20; CHECK-LABEL: lsx_vmaddwev_w_h:21; CHECK: # %bb.0: # %entry22; CHECK-NEXT: vmaddwev.w.h $vr0, $vr1, $vr223; CHECK-NEXT: ret24entry:25 %res = call <4 x i32> @llvm.loongarch.lsx.vmaddwev.w.h(<4 x i32> %va, <8 x i16> %vb, <8 x i16> %vc)26 ret <4 x i32> %res27}28 29declare <2 x i64> @llvm.loongarch.lsx.vmaddwev.d.w(<2 x i64>, <4 x i32>, <4 x i32>)30 31define <2 x i64> @lsx_vmaddwev_d_w(<2 x i64> %va, <4 x i32> %vb, <4 x i32> %vc) nounwind {32; CHECK-LABEL: lsx_vmaddwev_d_w:33; CHECK: # %bb.0: # %entry34; CHECK-NEXT: vmaddwev.d.w $vr0, $vr1, $vr235; CHECK-NEXT: ret36entry:37 %res = call <2 x i64> @llvm.loongarch.lsx.vmaddwev.d.w(<2 x i64> %va, <4 x i32> %vb, <4 x i32> %vc)38 ret <2 x i64> %res39}40 41declare <2 x i64> @llvm.loongarch.lsx.vmaddwev.q.d(<2 x i64>, <2 x i64>, <2 x i64>)42 43define <2 x i64> @lsx_vmaddwev_q_d(<2 x i64> %va, <2 x i64> %vb, <2 x i64> %vc) nounwind {44; CHECK-LABEL: lsx_vmaddwev_q_d:45; CHECK: # %bb.0: # %entry46; CHECK-NEXT: vmaddwev.q.d $vr0, $vr1, $vr247; CHECK-NEXT: ret48entry:49 %res = call <2 x i64> @llvm.loongarch.lsx.vmaddwev.q.d(<2 x i64> %va, <2 x i64> %vb, <2 x i64> %vc)50 ret <2 x i64> %res51}52 53declare <8 x i16> @llvm.loongarch.lsx.vmaddwev.h.bu(<8 x i16>, <16 x i8>, <16 x i8>)54 55define <8 x i16> @lsx_vmaddwev_h_bu(<8 x i16> %va, <16 x i8> %vb, <16 x i8> %vc) nounwind {56; CHECK-LABEL: lsx_vmaddwev_h_bu:57; CHECK: # %bb.0: # %entry58; CHECK-NEXT: vmaddwev.h.bu $vr0, $vr1, $vr259; CHECK-NEXT: ret60entry:61 %res = call <8 x i16> @llvm.loongarch.lsx.vmaddwev.h.bu(<8 x i16> %va, <16 x i8> %vb, <16 x i8> %vc)62 ret <8 x i16> %res63}64 65declare <4 x i32> @llvm.loongarch.lsx.vmaddwev.w.hu(<4 x i32>, <8 x i16>, <8 x i16>)66 67define <4 x i32> @lsx_vmaddwev_w_hu(<4 x i32> %va, <8 x i16> %vb, <8 x i16> %vc) nounwind {68; CHECK-LABEL: lsx_vmaddwev_w_hu:69; CHECK: # %bb.0: # %entry70; CHECK-NEXT: vmaddwev.w.hu $vr0, $vr1, $vr271; CHECK-NEXT: ret72entry:73 %res = call <4 x i32> @llvm.loongarch.lsx.vmaddwev.w.hu(<4 x i32> %va, <8 x i16> %vb, <8 x i16> %vc)74 ret <4 x i32> %res75}76 77declare <2 x i64> @llvm.loongarch.lsx.vmaddwev.d.wu(<2 x i64>, <4 x i32>, <4 x i32>)78 79define <2 x i64> @lsx_vmaddwev_d_wu(<2 x i64> %va, <4 x i32> %vb, <4 x i32> %vc) nounwind {80; CHECK-LABEL: lsx_vmaddwev_d_wu:81; CHECK: # %bb.0: # %entry82; CHECK-NEXT: vmaddwev.d.wu $vr0, $vr1, $vr283; CHECK-NEXT: ret84entry:85 %res = call <2 x i64> @llvm.loongarch.lsx.vmaddwev.d.wu(<2 x i64> %va, <4 x i32> %vb, <4 x i32> %vc)86 ret <2 x i64> %res87}88 89declare <2 x i64> @llvm.loongarch.lsx.vmaddwev.q.du(<2 x i64>, <2 x i64>, <2 x i64>)90 91define <2 x i64> @lsx_vmaddwev_q_du(<2 x i64> %va, <2 x i64> %vb, <2 x i64> %vc) nounwind {92; CHECK-LABEL: lsx_vmaddwev_q_du:93; CHECK: # %bb.0: # %entry94; CHECK-NEXT: vmaddwev.q.du $vr0, $vr1, $vr295; CHECK-NEXT: ret96entry:97 %res = call <2 x i64> @llvm.loongarch.lsx.vmaddwev.q.du(<2 x i64> %va, <2 x i64> %vb, <2 x i64> %vc)98 ret <2 x i64> %res99}100 101declare <8 x i16> @llvm.loongarch.lsx.vmaddwev.h.bu.b(<8 x i16>, <16 x i8>, <16 x i8>)102 103define <8 x i16> @lsx_vmaddwev_h_bu_b(<8 x i16> %va, <16 x i8> %vb, <16 x i8> %vc) nounwind {104; CHECK-LABEL: lsx_vmaddwev_h_bu_b:105; CHECK: # %bb.0: # %entry106; CHECK-NEXT: vmaddwev.h.bu.b $vr0, $vr1, $vr2107; CHECK-NEXT: ret108entry:109 %res = call <8 x i16> @llvm.loongarch.lsx.vmaddwev.h.bu.b(<8 x i16> %va, <16 x i8> %vb, <16 x i8> %vc)110 ret <8 x i16> %res111}112 113declare <4 x i32> @llvm.loongarch.lsx.vmaddwev.w.hu.h(<4 x i32>, <8 x i16>, <8 x i16>)114 115define <4 x i32> @lsx_vmaddwev_w_hu_h(<4 x i32> %va, <8 x i16> %vb, <8 x i16> %vc) nounwind {116; CHECK-LABEL: lsx_vmaddwev_w_hu_h:117; CHECK: # %bb.0: # %entry118; CHECK-NEXT: vmaddwev.w.hu.h $vr0, $vr1, $vr2119; CHECK-NEXT: ret120entry:121 %res = call <4 x i32> @llvm.loongarch.lsx.vmaddwev.w.hu.h(<4 x i32> %va, <8 x i16> %vb, <8 x i16> %vc)122 ret <4 x i32> %res123}124 125declare <2 x i64> @llvm.loongarch.lsx.vmaddwev.d.wu.w(<2 x i64>, <4 x i32>, <4 x i32>)126 127define <2 x i64> @lsx_vmaddwev_d_wu_w(<2 x i64> %va, <4 x i32> %vb, <4 x i32> %vc) nounwind {128; CHECK-LABEL: lsx_vmaddwev_d_wu_w:129; CHECK: # %bb.0: # %entry130; CHECK-NEXT: vmaddwev.d.wu.w $vr0, $vr1, $vr2131; CHECK-NEXT: ret132entry:133 %res = call <2 x i64> @llvm.loongarch.lsx.vmaddwev.d.wu.w(<2 x i64> %va, <4 x i32> %vb, <4 x i32> %vc)134 ret <2 x i64> %res135}136 137declare <2 x i64> @llvm.loongarch.lsx.vmaddwev.q.du.d(<2 x i64>, <2 x i64>, <2 x i64>)138 139define <2 x i64> @lsx_vmaddwev_q_du_d(<2 x i64> %va, <2 x i64> %vb, <2 x i64> %vc) nounwind {140; CHECK-LABEL: lsx_vmaddwev_q_du_d:141; CHECK: # %bb.0: # %entry142; CHECK-NEXT: vmaddwev.q.du.d $vr0, $vr1, $vr2143; CHECK-NEXT: ret144entry:145 %res = call <2 x i64> @llvm.loongarch.lsx.vmaddwev.q.du.d(<2 x i64> %va, <2 x i64> %vb, <2 x i64> %vc)146 ret <2 x i64> %res147}148 149declare <8 x i16> @llvm.loongarch.lsx.vmaddwod.h.b(<8 x i16>, <16 x i8>, <16 x i8>)150 151define <8 x i16> @lsx_vmaddwod_h_b(<8 x i16> %va, <16 x i8> %vb, <16 x i8> %vc) nounwind {152; CHECK-LABEL: lsx_vmaddwod_h_b:153; CHECK: # %bb.0: # %entry154; CHECK-NEXT: vmaddwod.h.b $vr0, $vr1, $vr2155; CHECK-NEXT: ret156entry:157 %res = call <8 x i16> @llvm.loongarch.lsx.vmaddwod.h.b(<8 x i16> %va, <16 x i8> %vb, <16 x i8> %vc)158 ret <8 x i16> %res159}160 161declare <4 x i32> @llvm.loongarch.lsx.vmaddwod.w.h(<4 x i32>, <8 x i16>, <8 x i16>)162 163define <4 x i32> @lsx_vmaddwod_w_h(<4 x i32> %va, <8 x i16> %vb, <8 x i16> %vc) nounwind {164; CHECK-LABEL: lsx_vmaddwod_w_h:165; CHECK: # %bb.0: # %entry166; CHECK-NEXT: vmaddwod.w.h $vr0, $vr1, $vr2167; CHECK-NEXT: ret168entry:169 %res = call <4 x i32> @llvm.loongarch.lsx.vmaddwod.w.h(<4 x i32> %va, <8 x i16> %vb, <8 x i16> %vc)170 ret <4 x i32> %res171}172 173declare <2 x i64> @llvm.loongarch.lsx.vmaddwod.d.w(<2 x i64>, <4 x i32>, <4 x i32>)174 175define <2 x i64> @lsx_vmaddwod_d_w(<2 x i64> %va, <4 x i32> %vb, <4 x i32> %vc) nounwind {176; CHECK-LABEL: lsx_vmaddwod_d_w:177; CHECK: # %bb.0: # %entry178; CHECK-NEXT: vmaddwod.d.w $vr0, $vr1, $vr2179; CHECK-NEXT: ret180entry:181 %res = call <2 x i64> @llvm.loongarch.lsx.vmaddwod.d.w(<2 x i64> %va, <4 x i32> %vb, <4 x i32> %vc)182 ret <2 x i64> %res183}184 185declare <2 x i64> @llvm.loongarch.lsx.vmaddwod.q.d(<2 x i64>, <2 x i64>, <2 x i64>)186 187define <2 x i64> @lsx_vmaddwod_q_d(<2 x i64> %va, <2 x i64> %vb, <2 x i64> %vc) nounwind {188; CHECK-LABEL: lsx_vmaddwod_q_d:189; CHECK: # %bb.0: # %entry190; CHECK-NEXT: vmaddwod.q.d $vr0, $vr1, $vr2191; CHECK-NEXT: ret192entry:193 %res = call <2 x i64> @llvm.loongarch.lsx.vmaddwod.q.d(<2 x i64> %va, <2 x i64> %vb, <2 x i64> %vc)194 ret <2 x i64> %res195}196 197declare <8 x i16> @llvm.loongarch.lsx.vmaddwod.h.bu(<8 x i16>, <16 x i8>, <16 x i8>)198 199define <8 x i16> @lsx_vmaddwod_h_bu(<8 x i16> %va, <16 x i8> %vb, <16 x i8> %vc) nounwind {200; CHECK-LABEL: lsx_vmaddwod_h_bu:201; CHECK: # %bb.0: # %entry202; CHECK-NEXT: vmaddwod.h.bu $vr0, $vr1, $vr2203; CHECK-NEXT: ret204entry:205 %res = call <8 x i16> @llvm.loongarch.lsx.vmaddwod.h.bu(<8 x i16> %va, <16 x i8> %vb, <16 x i8> %vc)206 ret <8 x i16> %res207}208 209declare <4 x i32> @llvm.loongarch.lsx.vmaddwod.w.hu(<4 x i32>, <8 x i16>, <8 x i16>)210 211define <4 x i32> @lsx_vmaddwod_w_hu(<4 x i32> %va, <8 x i16> %vb, <8 x i16> %vc) nounwind {212; CHECK-LABEL: lsx_vmaddwod_w_hu:213; CHECK: # %bb.0: # %entry214; CHECK-NEXT: vmaddwod.w.hu $vr0, $vr1, $vr2215; CHECK-NEXT: ret216entry:217 %res = call <4 x i32> @llvm.loongarch.lsx.vmaddwod.w.hu(<4 x i32> %va, <8 x i16> %vb, <8 x i16> %vc)218 ret <4 x i32> %res219}220 221declare <2 x i64> @llvm.loongarch.lsx.vmaddwod.d.wu(<2 x i64>, <4 x i32>, <4 x i32>)222 223define <2 x i64> @lsx_vmaddwod_d_wu(<2 x i64> %va, <4 x i32> %vb, <4 x i32> %vc) nounwind {224; CHECK-LABEL: lsx_vmaddwod_d_wu:225; CHECK: # %bb.0: # %entry226; CHECK-NEXT: vmaddwod.d.wu $vr0, $vr1, $vr2227; CHECK-NEXT: ret228entry:229 %res = call <2 x i64> @llvm.loongarch.lsx.vmaddwod.d.wu(<2 x i64> %va, <4 x i32> %vb, <4 x i32> %vc)230 ret <2 x i64> %res231}232 233declare <2 x i64> @llvm.loongarch.lsx.vmaddwod.q.du(<2 x i64>, <2 x i64>, <2 x i64>)234 235define <2 x i64> @lsx_vmaddwod_q_du(<2 x i64> %va, <2 x i64> %vb, <2 x i64> %vc) nounwind {236; CHECK-LABEL: lsx_vmaddwod_q_du:237; CHECK: # %bb.0: # %entry238; CHECK-NEXT: vmaddwod.q.du $vr0, $vr1, $vr2239; CHECK-NEXT: ret240entry:241 %res = call <2 x i64> @llvm.loongarch.lsx.vmaddwod.q.du(<2 x i64> %va, <2 x i64> %vb, <2 x i64> %vc)242 ret <2 x i64> %res243}244 245declare <8 x i16> @llvm.loongarch.lsx.vmaddwod.h.bu.b(<8 x i16>, <16 x i8>, <16 x i8>)246 247define <8 x i16> @lsx_vmaddwod_h_bu_b(<8 x i16> %va, <16 x i8> %vb, <16 x i8> %vc) nounwind {248; CHECK-LABEL: lsx_vmaddwod_h_bu_b:249; CHECK: # %bb.0: # %entry250; CHECK-NEXT: vmaddwod.h.bu.b $vr0, $vr1, $vr2251; CHECK-NEXT: ret252entry:253 %res = call <8 x i16> @llvm.loongarch.lsx.vmaddwod.h.bu.b(<8 x i16> %va, <16 x i8> %vb, <16 x i8> %vc)254 ret <8 x i16> %res255}256 257declare <4 x i32> @llvm.loongarch.lsx.vmaddwod.w.hu.h(<4 x i32>, <8 x i16>, <8 x i16>)258 259define <4 x i32> @lsx_vmaddwod_w_hu_h(<4 x i32> %va, <8 x i16> %vb, <8 x i16> %vc) nounwind {260; CHECK-LABEL: lsx_vmaddwod_w_hu_h:261; CHECK: # %bb.0: # %entry262; CHECK-NEXT: vmaddwod.w.hu.h $vr0, $vr1, $vr2263; CHECK-NEXT: ret264entry:265 %res = call <4 x i32> @llvm.loongarch.lsx.vmaddwod.w.hu.h(<4 x i32> %va, <8 x i16> %vb, <8 x i16> %vc)266 ret <4 x i32> %res267}268 269declare <2 x i64> @llvm.loongarch.lsx.vmaddwod.d.wu.w(<2 x i64>, <4 x i32>, <4 x i32>)270 271define <2 x i64> @lsx_vmaddwod_d_wu_w(<2 x i64> %va, <4 x i32> %vb, <4 x i32> %vc) nounwind {272; CHECK-LABEL: lsx_vmaddwod_d_wu_w:273; CHECK: # %bb.0: # %entry274; CHECK-NEXT: vmaddwod.d.wu.w $vr0, $vr1, $vr2275; CHECK-NEXT: ret276entry:277 %res = call <2 x i64> @llvm.loongarch.lsx.vmaddwod.d.wu.w(<2 x i64> %va, <4 x i32> %vb, <4 x i32> %vc)278 ret <2 x i64> %res279}280 281declare <2 x i64> @llvm.loongarch.lsx.vmaddwod.q.du.d(<2 x i64>, <2 x i64>, <2 x i64>)282 283define <2 x i64> @lsx_vmaddwod_q_du_d(<2 x i64> %va, <2 x i64> %vb, <2 x i64> %vc) nounwind {284; CHECK-LABEL: lsx_vmaddwod_q_du_d:285; CHECK: # %bb.0: # %entry286; CHECK-NEXT: vmaddwod.q.du.d $vr0, $vr1, $vr2287; CHECK-NEXT: ret288entry:289 %res = call <2 x i64> @llvm.loongarch.lsx.vmaddwod.q.du.d(<2 x i64> %va, <2 x i64> %vb, <2 x i64> %vc)290 ret <2 x i64> %res291}292