100 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc --mtriple=loongarch32 --mattr=+32s,+lsx < %s | FileCheck %s3; RUN: llc --mtriple=loongarch64 --mattr=+lsx < %s | FileCheck %s4 5declare <16 x i8> @llvm.loongarch.lsx.vmuh.b(<16 x i8>, <16 x i8>)6 7define <16 x i8> @lsx_vmuh_b(<16 x i8> %va, <16 x i8> %vb) nounwind {8; CHECK-LABEL: lsx_vmuh_b:9; CHECK: # %bb.0: # %entry10; CHECK-NEXT: vmuh.b $vr0, $vr0, $vr111; CHECK-NEXT: ret12entry:13 %res = call <16 x i8> @llvm.loongarch.lsx.vmuh.b(<16 x i8> %va, <16 x i8> %vb)14 ret <16 x i8> %res15}16 17declare <8 x i16> @llvm.loongarch.lsx.vmuh.h(<8 x i16>, <8 x i16>)18 19define <8 x i16> @lsx_vmuh_h(<8 x i16> %va, <8 x i16> %vb) nounwind {20; CHECK-LABEL: lsx_vmuh_h:21; CHECK: # %bb.0: # %entry22; CHECK-NEXT: vmuh.h $vr0, $vr0, $vr123; CHECK-NEXT: ret24entry:25 %res = call <8 x i16> @llvm.loongarch.lsx.vmuh.h(<8 x i16> %va, <8 x i16> %vb)26 ret <8 x i16> %res27}28 29declare <4 x i32> @llvm.loongarch.lsx.vmuh.w(<4 x i32>, <4 x i32>)30 31define <4 x i32> @lsx_vmuh_w(<4 x i32> %va, <4 x i32> %vb) nounwind {32; CHECK-LABEL: lsx_vmuh_w:33; CHECK: # %bb.0: # %entry34; CHECK-NEXT: vmuh.w $vr0, $vr0, $vr135; CHECK-NEXT: ret36entry:37 %res = call <4 x i32> @llvm.loongarch.lsx.vmuh.w(<4 x i32> %va, <4 x i32> %vb)38 ret <4 x i32> %res39}40 41declare <2 x i64> @llvm.loongarch.lsx.vmuh.d(<2 x i64>, <2 x i64>)42 43define <2 x i64> @lsx_vmuh_d(<2 x i64> %va, <2 x i64> %vb) nounwind {44; CHECK-LABEL: lsx_vmuh_d:45; CHECK: # %bb.0: # %entry46; CHECK-NEXT: vmuh.d $vr0, $vr0, $vr147; CHECK-NEXT: ret48entry:49 %res = call <2 x i64> @llvm.loongarch.lsx.vmuh.d(<2 x i64> %va, <2 x i64> %vb)50 ret <2 x i64> %res51}52 53declare <16 x i8> @llvm.loongarch.lsx.vmuh.bu(<16 x i8>, <16 x i8>)54 55define <16 x i8> @lsx_vmuh_bu(<16 x i8> %va, <16 x i8> %vb) nounwind {56; CHECK-LABEL: lsx_vmuh_bu:57; CHECK: # %bb.0: # %entry58; CHECK-NEXT: vmuh.bu $vr0, $vr0, $vr159; CHECK-NEXT: ret60entry:61 %res = call <16 x i8> @llvm.loongarch.lsx.vmuh.bu(<16 x i8> %va, <16 x i8> %vb)62 ret <16 x i8> %res63}64 65declare <8 x i16> @llvm.loongarch.lsx.vmuh.hu(<8 x i16>, <8 x i16>)66 67define <8 x i16> @lsx_vmuh_hu(<8 x i16> %va, <8 x i16> %vb) nounwind {68; CHECK-LABEL: lsx_vmuh_hu:69; CHECK: # %bb.0: # %entry70; CHECK-NEXT: vmuh.hu $vr0, $vr0, $vr171; CHECK-NEXT: ret72entry:73 %res = call <8 x i16> @llvm.loongarch.lsx.vmuh.hu(<8 x i16> %va, <8 x i16> %vb)74 ret <8 x i16> %res75}76 77declare <4 x i32> @llvm.loongarch.lsx.vmuh.wu(<4 x i32>, <4 x i32>)78 79define <4 x i32> @lsx_vmuh_wu(<4 x i32> %va, <4 x i32> %vb) nounwind {80; CHECK-LABEL: lsx_vmuh_wu:81; CHECK: # %bb.0: # %entry82; CHECK-NEXT: vmuh.wu $vr0, $vr0, $vr183; CHECK-NEXT: ret84entry:85 %res = call <4 x i32> @llvm.loongarch.lsx.vmuh.wu(<4 x i32> %va, <4 x i32> %vb)86 ret <4 x i32> %res87}88 89declare <2 x i64> @llvm.loongarch.lsx.vmuh.du(<2 x i64>, <2 x i64>)90 91define <2 x i64> @lsx_vmuh_du(<2 x i64> %va, <2 x i64> %vb) nounwind {92; CHECK-LABEL: lsx_vmuh_du:93; CHECK: # %bb.0: # %entry94; CHECK-NEXT: vmuh.du $vr0, $vr0, $vr195; CHECK-NEXT: ret96entry:97 %res = call <2 x i64> @llvm.loongarch.lsx.vmuh.du(<2 x i64> %va, <2 x i64> %vb)98 ret <2 x i64> %res99}100