75 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc -mtriple=mips-mti-linux-gnu -mcpu=mips32r2 -mattr=+dsp < %s | FileCheck %s --check-prefix=DSP3; RUN: llc -mtriple=mips-mti-linux-gnu -mcpu=mips32r2 -mattr=+dsp,+micromips < %s | FileCheck %s --check-prefix=MMDSP4 5define i64 @n(i64 %a, i64 %b) {6; DSP-LABEL: n:7; DSP: # %bb.0: # %entry8; DSP-NEXT: addsc $3, $7, $59; DSP-NEXT: addwc $2, $6, $410; DSP-NEXT: jr $ra11; DSP-NEXT: nop12;13; MMDSP-LABEL: n:14; MMDSP: # %bb.0: # %entry15; MMDSP-NEXT: addsc $3, $7, $516; MMDSP-NEXT: addwc $2, $6, $417; MMDSP-NEXT: jrc $ra18entry:19 %add = add i64 %b, %a20 ret i64 %add21}22 23define i128 @m(i128 zeroext %a, i128 zeroext %b) {24; DSP-LABEL: m:25; DSP: # %bb.0: # %entry26; DSP-NEXT: lw $1, 28($sp)27; DSP-NEXT: lw $2, 24($sp)28; DSP-NEXT: addsc $1, $1, $729; DSP-NEXT: addwc $6, $2, $630; DSP-NEXT: rddsp $2, 131; DSP-NEXT: ext $3, $2, 20, 132; DSP-NEXT: ins $3, $2, 6, 133; DSP-NEXT: ins $3, $zero, 20, 134; DSP-NEXT: lw $2, 20($sp)35; DSP-NEXT: wrdsp $3, 136; DSP-NEXT: addwc $3, $2, $537; DSP-NEXT: rddsp $2, 138; DSP-NEXT: ext $5, $2, 20, 139; DSP-NEXT: lw $7, 16($sp)40; DSP-NEXT: ins $5, $2, 6, 141; DSP-NEXT: ins $5, $zero, 20, 142; DSP-NEXT: wrdsp $5, 143; DSP-NEXT: addwc $2, $7, $444; DSP-NEXT: move $4, $645; DSP-NEXT: jr $ra46; DSP-NEXT: move $5, $147;48; MMDSP-LABEL: m:49; MMDSP: # %bb.0: # %entry50; MMDSP-NEXT: lw $1, 28($sp)51; MMDSP-NEXT: lw $2, 24($sp)52; MMDSP-NEXT: addsc $1, $1, $753; MMDSP-NEXT: addwc $6, $2, $654; MMDSP-NEXT: rddsp $2, 155; MMDSP-NEXT: ext $3, $2, 20, 156; MMDSP-NEXT: ins $3, $2, 6, 157; MMDSP-NEXT: ins $3, $zero, 20, 158; MMDSP-NEXT: lw $2, 20($sp)59; MMDSP-NEXT: wrdsp $3, 160; MMDSP-NEXT: addwc $3, $2, $561; MMDSP-NEXT: rddsp $2, 162; MMDSP-NEXT: ext $5, $2, 20, 163; MMDSP-NEXT: lw $7, 16($sp)64; MMDSP-NEXT: ins $5, $2, 6, 165; MMDSP-NEXT: ins $5, $zero, 20, 166; MMDSP-NEXT: wrdsp $5, 167; MMDSP-NEXT: addwc $2, $7, $468; MMDSP-NEXT: move $4, $669; MMDSP-NEXT: move $5, $170; MMDSP-NEXT: jrc $ra71entry:72 %add = add i128 %b, %a73 ret i128 %add74}75