33 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 52; RUN: llc < %s -mtriple=nvptx64 -mcpu=sm_20 | FileCheck %s3; RUN: %if ptxas %{ llc < %s -mtriple=nvptx64 -mcpu=sm_20 | %ptxas-verify %}4 5target datalayout = "e-i64:64-v16:16-v32:32-n16:32:64"6target triple = "nvptx64-nvidia-cuda"7 8define void @_Z3foobbbPb(i1 zeroext %p1, i1 zeroext %p2, i1 zeroext %p3, ptr nocapture %output) {9; CHECK-LABEL: _Z3foobbbPb(10; CHECK: {11; CHECK-NEXT: .reg .pred %p<2>;12; CHECK-NEXT: .reg .b16 %rs<5>;13; CHECK-NEXT: .reg .b64 %rd<5>;14; CHECK-EMPTY:15; CHECK-NEXT: // %bb.0: // %entry16; CHECK-NEXT: ld.param.b8 %rs1, [_Z3foobbbPb_param_0];17; CHECK-NEXT: and.b16 %rs2, %rs1, 1;18; CHECK-NEXT: setp.ne.b16 %p1, %rs2, 0;19; CHECK-NEXT: mov.b64 %rd1, _Z3foobbbPb_param_2;20; CHECK-NEXT: mov.b64 %rd2, _Z3foobbbPb_param_1;21; CHECK-NEXT: selp.b64 %rd3, %rd2, %rd1, %p1;22; CHECK-NEXT: ld.param.b8 %rs3, [%rd3];23; CHECK-NEXT: and.b16 %rs4, %rs3, 1;24; CHECK-NEXT: ld.param.b64 %rd4, [_Z3foobbbPb_param_3];25; CHECK-NEXT: st.b8 [%rd4], %rs4;26; CHECK-NEXT: ret;27entry:28 %.sink.v = select i1 %p1, i1 %p2, i1 %p329 %frombool5 = zext i1 %.sink.v to i830 store i8 %frombool5, ptr %output, align 131 ret void32}33