28 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc -verify-machineinstrs -mtriple=powerpc-unknown-aix \3; RUN: --ppc-asm-full-reg-names -mcpu=pwr7 < %s | FileCheck %s4 5define i64 @test_cmpb(i64 %a, i64 %b) {6; CHECK-LABEL: test_cmpb:7; CHECK: # %bb.0: # %entry8; CHECK-NEXT: cmpb r4, r4, r69; CHECK-NEXT: cmpb r3, r3, r510; CHECK-NEXT: blr11entry:12 %0 = trunc i64 %a to i3213 %1 = trunc i64 %b to i3214 %2 = lshr i64 %a, 3215 %3 = trunc i64 %2 to i3216 %4 = lshr i64 %b, 3217 %5 = trunc i64 %4 to i3218 %cmpb = tail call i32 @llvm.ppc.cmpb.i32.i32.i32(i32 %0, i32 %1)19 %6 = zext i32 %cmpb to i6420 %cmpb1 = tail call i32 @llvm.ppc.cmpb.i32.i32.i32(i32 %3, i32 %5)21 %7 = zext i32 %cmpb1 to i6422 %8 = shl nuw i64 %7, 3223 %9 = or i64 %8, %624 ret i64 %925}26 27declare i32 @llvm.ppc.cmpb.i32.i32.i32(i32, i32)28