34 lines · plain
1; RUN: llc -verify-machineinstrs -mcpu=pwr7 -O1 < %s | FileCheck %s2 3; This test verifies that the peephole optimization of address accesses4; does not produce a load or store with a relocation that can't be5; satisfied for a given instruction encoding. Reduced from a test supplied6; by Hal Finkel.7 8target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"9target triple = "powerpc64-unknown-linux-gnu"10 11%struct.S1 = type { [8 x i8] }12 13@main.l_1554 = internal global { i8, i8, i8, i8, i8, i8, i8, i8 } { i8 -1, i8 -6, i8 57, i8 62, i8 -48, i8 0, i8 58, i8 80 }, align 114 15; Function Attrs: nounwind readonly16define signext i32 @main() #0 {17entry:18 %call = tail call fastcc signext i32 @func_90(ptr byval(%struct.S1) @main.l_1554)19; CHECK-NOT: ld {{[0-9]+}}, main.l_1554@toc@l20 ret i32 %call21}22 23; Function Attrs: nounwind readonly24define internal fastcc signext i32 @func_90(ptr byval(%struct.S1) nocapture %p_91) #0 {25entry:26 %bf.load = load i64, ptr %p_91, align 127 %bf.shl = shl i64 %bf.load, 2628 %bf.ashr = ashr i64 %bf.shl, 5429 %bf.cast = trunc i64 %bf.ashr to i3230 ret i32 %bf.cast31}32 33attributes #0 = { nounwind readonly "less-precise-fpmad"="false" "frame-pointer"="all" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "use-soft-float"="false" }34