20 lines · plain
1# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 52# RUN: llc -run-pass=riscv-prelegalizer-combiner -mtriple riscv64 %s -o - | FileCheck %s --check-prefix=RV643 4---5name: nneg_zext6body: |7 bb.0:8 9 ; RV64-LABEL: name: nneg_zext10 ; RV64: [[COPY:%[0-9]+]]:_(s64) = COPY $x1011 ; RV64-NEXT: [[SEXT_INREG:%[0-9]+]]:_(s64) = G_SEXT_INREG [[COPY]], 3212 ; RV64-NEXT: $x10 = COPY [[SEXT_INREG]](s64)13 ; RV64-NEXT: PseudoRET implicit $x1014 %0:_(s64) = COPY $x1015 %2:_(s32) = G_TRUNC %016 %3:_(s64) = nneg G_ZEXT %217 $x10 = COPY %3(s64)18 PseudoRET implicit $x1019...20