93 lines · plain
1# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py2# RUN: llc -mtriple=riscv64 -mattr=+zfh -run-pass=instruction-select \3# RUN: -simplify-mir -verify-machineinstrs %s -o - | FileCheck %s4 5---6name: fptosi_s32_s167legalized: true8regBankSelected: true9tracksRegLiveness: true10body: |11 bb.1:12 liveins: $f10_h13 14 ; CHECK-LABEL: name: fptosi_s32_s1615 ; CHECK: liveins: $f10_h16 ; CHECK-NEXT: {{ $}}17 ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr16 = COPY $f10_h18 ; CHECK-NEXT: [[FCVT_W_H:%[0-9]+]]:gpr = nofpexcept FCVT_W_H [[COPY]], 119 ; CHECK-NEXT: $x10 = COPY [[FCVT_W_H]]20 ; CHECK-NEXT: PseudoRET implicit $x1021 %0:fprb(s16) = COPY $f10_h22 %1:gprb(s64) = G_FCVT_W_RV64 %0(s16), 123 $x10 = COPY %1(s64)24 PseudoRET implicit $x1025 26...27---28name: fptoui_s32_s1629legalized: true30regBankSelected: true31tracksRegLiveness: true32body: |33 bb.1:34 liveins: $f10_h35 36 ; CHECK-LABEL: name: fptoui_s32_s1637 ; CHECK: liveins: $f10_h38 ; CHECK-NEXT: {{ $}}39 ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr16 = COPY $f10_h40 ; CHECK-NEXT: [[FCVT_WU_H:%[0-9]+]]:gpr = nofpexcept FCVT_WU_H [[COPY]], 141 ; CHECK-NEXT: $x10 = COPY [[FCVT_WU_H]]42 ; CHECK-NEXT: PseudoRET implicit $x1043 %0:fprb(s16) = COPY $f10_h44 %1:gprb(s64) = G_FCVT_WU_RV64 %0(s16), 145 $x10 = COPY %1(s64)46 PseudoRET implicit $x1047 48...49---50name: fptosi_s64_s1651legalized: true52regBankSelected: true53tracksRegLiveness: true54body: |55 bb.1:56 liveins: $f10_h57 58 ; CHECK-LABEL: name: fptosi_s64_s1659 ; CHECK: liveins: $f10_h60 ; CHECK-NEXT: {{ $}}61 ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr16 = COPY $f10_h62 ; CHECK-NEXT: [[FCVT_L_H:%[0-9]+]]:gpr = nofpexcept FCVT_L_H [[COPY]], 163 ; CHECK-NEXT: $x10 = COPY [[FCVT_L_H]]64 ; CHECK-NEXT: PseudoRET implicit $x1065 %0:fprb(s16) = COPY $f10_h66 %1:gprb(s64) = G_FPTOSI %0(s16)67 $x10 = COPY %1(s64)68 PseudoRET implicit $x1069 70...71---72name: fptoui_s64_s1673legalized: true74regBankSelected: true75tracksRegLiveness: true76body: |77 bb.1:78 liveins: $f10_h79 80 ; CHECK-LABEL: name: fptoui_s64_s1681 ; CHECK: liveins: $f10_h82 ; CHECK-NEXT: {{ $}}83 ; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr16 = COPY $f10_h84 ; CHECK-NEXT: [[FCVT_LU_H:%[0-9]+]]:gpr = nofpexcept FCVT_LU_H [[COPY]], 185 ; CHECK-NEXT: $x10 = COPY [[FCVT_LU_H]]86 ; CHECK-NEXT: PseudoRET implicit $x1087 %0:fprb(s16) = COPY $f10_h88 %1:gprb(s64) = G_FPTOUI %0(s16)89 $x10 = COPY %1(s64)90 PseudoRET implicit $x1091 92...93