90 lines · plain
1# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py2# RUN: llc -mtriple=riscv32 -run-pass=regbankselect \3# RUN: -simplify-mir -verify-machineinstrs %s \4# RUN: -o - | FileCheck -check-prefix=RV32I %s5 6---7name: phi_i328legalized: true9tracksRegLiveness: true10body: |11 ; RV32I-LABEL: name: phi_i3212 ; RV32I: bb.0:13 ; RV32I-NEXT: liveins: $x10, $x11, $x1214 ; RV32I-NEXT: {{ $}}15 ; RV32I-NEXT: [[COPY:%[0-9]+]]:gprb(s32) = COPY $x1016 ; RV32I-NEXT: [[COPY1:%[0-9]+]]:gprb(s32) = COPY $x1117 ; RV32I-NEXT: [[COPY2:%[0-9]+]]:gprb(s32) = COPY $x1218 ; RV32I-NEXT: [[C:%[0-9]+]]:gprb(s32) = G_CONSTANT i32 119 ; RV32I-NEXT: [[AND:%[0-9]+]]:gprb(s32) = G_AND [[COPY]], [[C]]20 ; RV32I-NEXT: G_BRCOND [[AND]](s32), %bb.221 ; RV32I-NEXT: G_BR %bb.122 ; RV32I-NEXT: {{ $}}23 ; RV32I-NEXT: bb.1:24 ; RV32I-NEXT: {{ $}}25 ; RV32I-NEXT: bb.2:26 ; RV32I-NEXT: [[PHI:%[0-9]+]]:gprb(s32) = G_PHI [[COPY2]](s32), %bb.1, [[COPY1]](s32), %bb.027 ; RV32I-NEXT: $x10 = COPY [[PHI]](s32)28 ; RV32I-NEXT: PseudoRET implicit $x1029 bb.0:30 liveins: $x10, $x11, $x1231 32 %3:_(s32) = COPY $x1033 %1:_(s32) = COPY $x1134 %2:_(s32) = COPY $x1235 %6:_(s32) = G_CONSTANT i32 136 %5:_(s32) = G_AND %3, %637 G_BRCOND %5(s32), %bb.238 G_BR %bb.139 40 bb.1:41 42 bb.2:43 %4:_(s32) = G_PHI %2(s32), %bb.1, %1(s32), %bb.044 $x10 = COPY %4(s32)45 PseudoRET implicit $x1046 47...48---49name: phi_ptr50legalized: true51tracksRegLiveness: true52body: |53 ; RV32I-LABEL: name: phi_ptr54 ; RV32I: bb.0.entry:55 ; RV32I-NEXT: liveins: $x10, $x11, $x1256 ; RV32I-NEXT: {{ $}}57 ; RV32I-NEXT: [[COPY:%[0-9]+]]:gprb(s32) = COPY $x1058 ; RV32I-NEXT: [[COPY1:%[0-9]+]]:gprb(p0) = COPY $x1159 ; RV32I-NEXT: [[COPY2:%[0-9]+]]:gprb(p0) = COPY $x1260 ; RV32I-NEXT: [[C:%[0-9]+]]:gprb(s32) = G_CONSTANT i32 161 ; RV32I-NEXT: [[AND:%[0-9]+]]:gprb(s32) = G_AND [[COPY]], [[C]]62 ; RV32I-NEXT: G_BRCOND [[AND]](s32), %bb.263 ; RV32I-NEXT: G_BR %bb.164 ; RV32I-NEXT: {{ $}}65 ; RV32I-NEXT: bb.1:66 ; RV32I-NEXT: {{ $}}67 ; RV32I-NEXT: bb.2:68 ; RV32I-NEXT: [[PHI:%[0-9]+]]:gprb(p0) = G_PHI [[COPY2]](p0), %bb.1, [[COPY1]](p0), %bb.069 ; RV32I-NEXT: $x10 = COPY [[PHI]](p0)70 ; RV32I-NEXT: PseudoRET implicit $x1071 bb.0.entry:72 liveins: $x10, $x11, $x1273 74 %3:_(s32) = COPY $x1075 %1:_(p0) = COPY $x1176 %2:_(p0) = COPY $x1277 %6:_(s32) = G_CONSTANT i32 178 %5:_(s32) = G_AND %3, %679 G_BRCOND %5(s32), %bb.280 G_BR %bb.181 82 bb.1:83 84 bb.2:85 %4:_(p0) = G_PHI %2(p0), %bb.1, %1(p0), %bb.086 $x10 = COPY %4(p0)87 PseudoRET implicit $x1088 89...90