216 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc -mtriple=riscv32 -mattr=+d,+zvfh,+zvfbfmin,+v -target-abi=ilp32d -verify-machineinstrs < %s | FileCheck %s3; RUN: llc -mtriple=riscv64 -mattr=+d,+zvfh,+zvfbfmin,+v -target-abi=lp64d -verify-machineinstrs < %s | FileCheck %s4; RUN: llc -mtriple=riscv32 -mattr=+d,+zvfhmin,+zvfbfmin,+v -target-abi=ilp32d -verify-machineinstrs < %s | FileCheck %s5; RUN: llc -mtriple=riscv64 -mattr=+d,+zvfhmin,+zvfbfmin,+v -target-abi=lp64d -verify-machineinstrs < %s | FileCheck %s6 7define <vscale x 1 x bfloat> @masked_load_nxv1bf16(ptr %a, <vscale x 1 x i1> %mask) nounwind {8; CHECK-LABEL: masked_load_nxv1bf16:9; CHECK: # %bb.0:10; CHECK-NEXT: vsetvli a1, zero, e16, mf4, ta, ma11; CHECK-NEXT: vle16.v v8, (a0), v0.t12; CHECK-NEXT: ret13 %load = call <vscale x 1 x bfloat> @llvm.masked.load.nxv1bf16(ptr %a, i32 2, <vscale x 1 x i1> %mask, <vscale x 1 x bfloat> poison)14 ret <vscale x 1 x bfloat> %load15}16 17define <vscale x 1 x half> @masked_load_nxv1f16(ptr %a, <vscale x 1 x i1> %mask) nounwind {18; CHECK-LABEL: masked_load_nxv1f16:19; CHECK: # %bb.0:20; CHECK-NEXT: vsetvli a1, zero, e16, mf4, ta, ma21; CHECK-NEXT: vle16.v v8, (a0), v0.t22; CHECK-NEXT: ret23 %load = call <vscale x 1 x half> @llvm.masked.load.nxv1f16(ptr %a, i32 2, <vscale x 1 x i1> %mask, <vscale x 1 x half> poison)24 ret <vscale x 1 x half> %load25}26 27define <vscale x 1 x float> @masked_load_nxv1f32(ptr %a, <vscale x 1 x i1> %mask) nounwind {28; CHECK-LABEL: masked_load_nxv1f32:29; CHECK: # %bb.0:30; CHECK-NEXT: vsetvli a1, zero, e32, mf2, ta, ma31; CHECK-NEXT: vle32.v v8, (a0), v0.t32; CHECK-NEXT: ret33 %load = call <vscale x 1 x float> @llvm.masked.load.nxv1f32(ptr %a, i32 4, <vscale x 1 x i1> %mask, <vscale x 1 x float> poison)34 ret <vscale x 1 x float> %load35}36 37define <vscale x 1 x double> @masked_load_nxv1f64(ptr %a, <vscale x 1 x i1> %mask) nounwind {38; CHECK-LABEL: masked_load_nxv1f64:39; CHECK: # %bb.0:40; CHECK-NEXT: vsetvli a1, zero, e64, m1, ta, ma41; CHECK-NEXT: vle64.v v8, (a0), v0.t42; CHECK-NEXT: ret43 %load = call <vscale x 1 x double> @llvm.masked.load.nxv1f64(ptr %a, i32 8, <vscale x 1 x i1> %mask, <vscale x 1 x double> poison)44 ret <vscale x 1 x double> %load45}46 47define <vscale x 2 x bfloat> @masked_load_nxv2bf16(ptr %a, <vscale x 2 x i1> %mask) nounwind {48; CHECK-LABEL: masked_load_nxv2bf16:49; CHECK: # %bb.0:50; CHECK-NEXT: vsetvli a1, zero, e16, mf2, ta, ma51; CHECK-NEXT: vle16.v v8, (a0), v0.t52; CHECK-NEXT: ret53 %load = call <vscale x 2 x bfloat> @llvm.masked.load.nxv2bf16(ptr %a, i32 2, <vscale x 2 x i1> %mask, <vscale x 2 x bfloat> poison)54 ret <vscale x 2 x bfloat> %load55}56 57define <vscale x 2 x half> @masked_load_nxv2f16(ptr %a, <vscale x 2 x i1> %mask) nounwind {58; CHECK-LABEL: masked_load_nxv2f16:59; CHECK: # %bb.0:60; CHECK-NEXT: vsetvli a1, zero, e16, mf2, ta, ma61; CHECK-NEXT: vle16.v v8, (a0), v0.t62; CHECK-NEXT: ret63 %load = call <vscale x 2 x half> @llvm.masked.load.nxv2f16(ptr %a, i32 2, <vscale x 2 x i1> %mask, <vscale x 2 x half> poison)64 ret <vscale x 2 x half> %load65}66 67define <vscale x 2 x float> @masked_load_nxv2f32(ptr %a, <vscale x 2 x i1> %mask) nounwind {68; CHECK-LABEL: masked_load_nxv2f32:69; CHECK: # %bb.0:70; CHECK-NEXT: vsetvli a1, zero, e32, m1, ta, ma71; CHECK-NEXT: vle32.v v8, (a0), v0.t72; CHECK-NEXT: ret73 %load = call <vscale x 2 x float> @llvm.masked.load.nxv2f32(ptr %a, i32 4, <vscale x 2 x i1> %mask, <vscale x 2 x float> poison)74 ret <vscale x 2 x float> %load75}76 77define <vscale x 2 x double> @masked_load_nxv2f64(ptr %a, <vscale x 2 x i1> %mask) nounwind {78; CHECK-LABEL: masked_load_nxv2f64:79; CHECK: # %bb.0:80; CHECK-NEXT: vsetvli a1, zero, e64, m2, ta, ma81; CHECK-NEXT: vle64.v v8, (a0), v0.t82; CHECK-NEXT: ret83 %load = call <vscale x 2 x double> @llvm.masked.load.nxv2f64(ptr %a, i32 8, <vscale x 2 x i1> %mask, <vscale x 2 x double> poison)84 ret <vscale x 2 x double> %load85}86 87define <vscale x 4 x bfloat> @masked_load_nxv4bf16(ptr %a, <vscale x 4 x i1> %mask) nounwind {88; CHECK-LABEL: masked_load_nxv4bf16:89; CHECK: # %bb.0:90; CHECK-NEXT: vsetvli a1, zero, e16, m1, ta, ma91; CHECK-NEXT: vle16.v v8, (a0), v0.t92; CHECK-NEXT: ret93 %load = call <vscale x 4 x bfloat> @llvm.masked.load.nxv4bf16(ptr %a, i32 2, <vscale x 4 x i1> %mask, <vscale x 4 x bfloat> poison)94 ret <vscale x 4 x bfloat> %load95}96 97define <vscale x 4 x half> @masked_load_nxv4f16(ptr %a, <vscale x 4 x i1> %mask) nounwind {98; CHECK-LABEL: masked_load_nxv4f16:99; CHECK: # %bb.0:100; CHECK-NEXT: vsetvli a1, zero, e16, m1, ta, ma101; CHECK-NEXT: vle16.v v8, (a0), v0.t102; CHECK-NEXT: ret103 %load = call <vscale x 4 x half> @llvm.masked.load.nxv4f16(ptr %a, i32 2, <vscale x 4 x i1> %mask, <vscale x 4 x half> poison)104 ret <vscale x 4 x half> %load105}106 107define <vscale x 4 x float> @masked_load_nxv4f32(ptr %a, <vscale x 4 x i1> %mask) nounwind {108; CHECK-LABEL: masked_load_nxv4f32:109; CHECK: # %bb.0:110; CHECK-NEXT: vsetvli a1, zero, e32, m2, ta, ma111; CHECK-NEXT: vle32.v v8, (a0), v0.t112; CHECK-NEXT: ret113 %load = call <vscale x 4 x float> @llvm.masked.load.nxv4f32(ptr %a, i32 4, <vscale x 4 x i1> %mask, <vscale x 4 x float> poison)114 ret <vscale x 4 x float> %load115}116 117define <vscale x 4 x double> @masked_load_nxv4f64(ptr %a, <vscale x 4 x i1> %mask) nounwind {118; CHECK-LABEL: masked_load_nxv4f64:119; CHECK: # %bb.0:120; CHECK-NEXT: vsetvli a1, zero, e64, m4, ta, ma121; CHECK-NEXT: vle64.v v8, (a0), v0.t122; CHECK-NEXT: ret123 %load = call <vscale x 4 x double> @llvm.masked.load.nxv4f64(ptr %a, i32 8, <vscale x 4 x i1> %mask, <vscale x 4 x double> poison)124 ret <vscale x 4 x double> %load125}126 127define <vscale x 8 x bfloat> @masked_load_nxv8bf16(ptr %a, <vscale x 8 x i1> %mask) nounwind {128; CHECK-LABEL: masked_load_nxv8bf16:129; CHECK: # %bb.0:130; CHECK-NEXT: vsetvli a1, zero, e16, m2, ta, ma131; CHECK-NEXT: vle16.v v8, (a0), v0.t132; CHECK-NEXT: ret133 %load = call <vscale x 8 x bfloat> @llvm.masked.load.nxv8bf16(ptr %a, i32 2, <vscale x 8 x i1> %mask, <vscale x 8 x bfloat> poison)134 ret <vscale x 8 x bfloat> %load135}136 137define <vscale x 8 x half> @masked_load_nxv8f16(ptr %a, <vscale x 8 x i1> %mask) nounwind {138; CHECK-LABEL: masked_load_nxv8f16:139; CHECK: # %bb.0:140; CHECK-NEXT: vsetvli a1, zero, e16, m2, ta, ma141; CHECK-NEXT: vle16.v v8, (a0), v0.t142; CHECK-NEXT: ret143 %load = call <vscale x 8 x half> @llvm.masked.load.nxv8f16(ptr %a, i32 2, <vscale x 8 x i1> %mask, <vscale x 8 x half> poison)144 ret <vscale x 8 x half> %load145}146 147define <vscale x 8 x float> @masked_load_nxv8f32(ptr %a, <vscale x 8 x i1> %mask) nounwind {148; CHECK-LABEL: masked_load_nxv8f32:149; CHECK: # %bb.0:150; CHECK-NEXT: vsetvli a1, zero, e32, m4, ta, ma151; CHECK-NEXT: vle32.v v8, (a0), v0.t152; CHECK-NEXT: ret153 %load = call <vscale x 8 x float> @llvm.masked.load.nxv8f32(ptr %a, i32 4, <vscale x 8 x i1> %mask, <vscale x 8 x float> poison)154 ret <vscale x 8 x float> %load155}156 157define <vscale x 8 x double> @masked_load_nxv8f64(ptr %a, <vscale x 8 x i1> %mask) nounwind {158; CHECK-LABEL: masked_load_nxv8f64:159; CHECK: # %bb.0:160; CHECK-NEXT: vsetvli a1, zero, e64, m8, ta, ma161; CHECK-NEXT: vle64.v v8, (a0), v0.t162; CHECK-NEXT: ret163 %load = call <vscale x 8 x double> @llvm.masked.load.nxv8f64(ptr %a, i32 8, <vscale x 8 x i1> %mask, <vscale x 8 x double> poison)164 ret <vscale x 8 x double> %load165}166 167define <vscale x 16 x bfloat> @masked_load_nxv16bf16(ptr %a, <vscale x 16 x i1> %mask) nounwind {168; CHECK-LABEL: masked_load_nxv16bf16:169; CHECK: # %bb.0:170; CHECK-NEXT: vsetvli a1, zero, e16, m4, ta, ma171; CHECK-NEXT: vle16.v v8, (a0), v0.t172; CHECK-NEXT: ret173 %load = call <vscale x 16 x bfloat> @llvm.masked.load.nxv16bf16(ptr %a, i32 2, <vscale x 16 x i1> %mask, <vscale x 16 x bfloat> poison)174 ret <vscale x 16 x bfloat> %load175}176 177define <vscale x 16 x half> @masked_load_nxv16f16(ptr %a, <vscale x 16 x i1> %mask) nounwind {178; CHECK-LABEL: masked_load_nxv16f16:179; CHECK: # %bb.0:180; CHECK-NEXT: vsetvli a1, zero, e16, m4, ta, ma181; CHECK-NEXT: vle16.v v8, (a0), v0.t182; CHECK-NEXT: ret183 %load = call <vscale x 16 x half> @llvm.masked.load.nxv16f16(ptr %a, i32 2, <vscale x 16 x i1> %mask, <vscale x 16 x half> poison)184 ret <vscale x 16 x half> %load185}186 187define <vscale x 16 x float> @masked_load_nxv16f32(ptr %a, <vscale x 16 x i1> %mask) nounwind {188; CHECK-LABEL: masked_load_nxv16f32:189; CHECK: # %bb.0:190; CHECK-NEXT: vsetvli a1, zero, e32, m8, ta, ma191; CHECK-NEXT: vle32.v v8, (a0), v0.t192; CHECK-NEXT: ret193 %load = call <vscale x 16 x float> @llvm.masked.load.nxv16f32(ptr %a, i32 4, <vscale x 16 x i1> %mask, <vscale x 16 x float> poison)194 ret <vscale x 16 x float> %load195}196 197define <vscale x 32 x bfloat> @masked_load_nxv32bf16(ptr %a, <vscale x 32 x i1> %mask) nounwind {198; CHECK-LABEL: masked_load_nxv32bf16:199; CHECK: # %bb.0:200; CHECK-NEXT: vsetvli a1, zero, e16, m8, ta, ma201; CHECK-NEXT: vle16.v v8, (a0), v0.t202; CHECK-NEXT: ret203 %load = call <vscale x 32 x bfloat> @llvm.masked.load.nxv32bf16(ptr %a, i32 2, <vscale x 32 x i1> %mask, <vscale x 32 x bfloat> poison)204 ret <vscale x 32 x bfloat> %load205}206 207define <vscale x 32 x half> @masked_load_nxv32f16(ptr %a, <vscale x 32 x i1> %mask) nounwind {208; CHECK-LABEL: masked_load_nxv32f16:209; CHECK: # %bb.0:210; CHECK-NEXT: vsetvli a1, zero, e16, m8, ta, ma211; CHECK-NEXT: vle16.v v8, (a0), v0.t212; CHECK-NEXT: ret213 %load = call <vscale x 32 x half> @llvm.masked.load.nxv32f16(ptr %a, i32 2, <vscale x 32 x i1> %mask, <vscale x 32 x half> poison)214 ret <vscale x 32 x half> %load215}216