81 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=riscv32 -mattr=+v,+zvkg \3; RUN: -verify-machineinstrs | FileCheck %s --check-prefixes=CHECK4; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=riscv64 -mattr=+v,+zvkg \5; RUN: -verify-machineinstrs | FileCheck %s --check-prefixes=CHECK6 7define <vscale x 1 x i32> @intrinsic_vgmul_vs_nxv1i32(<vscale x 1 x i32> %0, <vscale x 1 x i32> %1, iXLen %2) nounwind {8; CHECK-LABEL: intrinsic_vgmul_vs_nxv1i32:9; CHECK: # %bb.0: # %entry10; CHECK-NEXT: vsetvli zero, a0, e32, mf2, tu, ma11; CHECK-NEXT: vgmul.vv v8, v912; CHECK-NEXT: ret13entry:14 %a = call <vscale x 1 x i32> @llvm.riscv.vgmul.vv.nxv1i32(15 <vscale x 1 x i32> %0,16 <vscale x 1 x i32> %1,17 iXLen %2, iXLen 2)18 19 ret <vscale x 1 x i32> %a20}21 22define <vscale x 2 x i32> @intrinsic_vgmul_vs_nxv2i32(<vscale x 2 x i32> %0, <vscale x 2 x i32> %1, iXLen %2) nounwind {23; CHECK-LABEL: intrinsic_vgmul_vs_nxv2i32:24; CHECK: # %bb.0: # %entry25; CHECK-NEXT: vsetvli zero, a0, e32, m1, tu, ma26; CHECK-NEXT: vgmul.vv v8, v927; CHECK-NEXT: ret28entry:29 %a = call <vscale x 2 x i32> @llvm.riscv.vgmul.vv.nxv2i32(30 <vscale x 2 x i32> %0,31 <vscale x 2 x i32> %1,32 iXLen %2, iXLen 2)33 34 ret <vscale x 2 x i32> %a35}36 37define <vscale x 4 x i32> @intrinsic_vgmul_vs_nxv4i32(<vscale x 4 x i32> %0, <vscale x 4 x i32> %1, iXLen %2) nounwind {38; CHECK-LABEL: intrinsic_vgmul_vs_nxv4i32:39; CHECK: # %bb.0: # %entry40; CHECK-NEXT: vsetvli zero, a0, e32, m2, tu, ma41; CHECK-NEXT: vgmul.vv v8, v1042; CHECK-NEXT: ret43entry:44 %a = call <vscale x 4 x i32> @llvm.riscv.vgmul.vv.nxv4i32(45 <vscale x 4 x i32> %0,46 <vscale x 4 x i32> %1,47 iXLen %2, iXLen 2)48 49 ret <vscale x 4 x i32> %a50}51 52define <vscale x 8 x i32> @intrinsic_vgmul_vs_nxv8i32(<vscale x 8 x i32> %0, <vscale x 8 x i32> %1, iXLen %2) nounwind {53; CHECK-LABEL: intrinsic_vgmul_vs_nxv8i32:54; CHECK: # %bb.0: # %entry55; CHECK-NEXT: vsetvli zero, a0, e32, m4, tu, ma56; CHECK-NEXT: vgmul.vv v8, v1257; CHECK-NEXT: ret58entry:59 %a = call <vscale x 8 x i32> @llvm.riscv.vgmul.vv.nxv8i32(60 <vscale x 8 x i32> %0,61 <vscale x 8 x i32> %1,62 iXLen %2, iXLen 2)63 64 ret <vscale x 8 x i32> %a65}66 67define <vscale x 16 x i32> @intrinsic_vgmul_vs_nxv16i32(<vscale x 16 x i32> %0, <vscale x 16 x i32> %1, iXLen %2) nounwind {68; CHECK-LABEL: intrinsic_vgmul_vs_nxv16i32:69; CHECK: # %bb.0: # %entry70; CHECK-NEXT: vsetvli zero, a0, e32, m8, tu, ma71; CHECK-NEXT: vgmul.vv v8, v1672; CHECK-NEXT: ret73entry:74 %a = call <vscale x 16 x i32> @llvm.riscv.vgmul.vv.nxv16i32(75 <vscale x 16 x i32> %0,76 <vscale x 16 x i32> %1,77 iXLen %2, iXLen 2)78 79 ret <vscale x 16 x i32> %a80}81