30 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 52; RUN: llc < %s -o - -mtriple=riscv64 -mattr=+v -verify-machineinstrs | FileCheck %s3 4; We have an invariant that any vmv0 use won't clobber an existing v0 definition that's used.5; Check that %asm2 has a $v0 = COPY just before it so that %x doesn't clobber it.6define <vscale x 1 x i64> @between_inline_asm(<vscale x 1 x i64> %a, <vscale x 1 x i64> %b, <vscale x 1 x i1> %mask, ptr %p) {7; CHECK-LABEL: between_inline_asm:8; CHECK: # %bb.0:9; CHECK-NEXT: vsetivli zero, 1, e8, m1, ta, ma10; CHECK-NEXT: vmv1r.v v10, v011; CHECK-NEXT: #APP12; CHECK-NEXT: vadd.vv v0, v8, v913; CHECK-NEXT: #NO_APP14; CHECK-NEXT: vsetvli a1, zero, e64, m1, ta, ma15; CHECK-NEXT: vmv1r.v v11, v016; CHECK-NEXT: vmv1r.v v0, v1017; CHECK-NEXT: vadd.vv v9, v8, v9, v0.t18; CHECK-NEXT: vmv1r.v v0, v1119; CHECK-NEXT: #APP20; CHECK-NEXT: vadd.vv v8, v8, v021; CHECK-NEXT: #NO_APP22; CHECK-NEXT: vs1r.v v9, (a0)23; CHECK-NEXT: ret24 %asm1 = tail call <vscale x 1 x i64> asm "vadd.vv $0, $1, $2", "={v0},^vr,^vr"(<vscale x 1 x i64> %a, <vscale x 1 x i64> %b)25 %x = call <vscale x 1 x i64> @llvm.riscv.vadd.mask(<vscale x 1 x i64> poison, <vscale x 1 x i64> %a, <vscale x 1 x i64> %b, <vscale x 1 x i1> %mask, i64 -1, i64 0)26 store <vscale x 1 x i64> %x, ptr %p27 %asm2 = tail call <vscale x 1 x i64> asm "vadd.vv $0, $1, $2", "=^vr,^vr,{v0}"(<vscale x 1 x i64> %a, <vscale x 1 x i64> %asm1)28 ret <vscale x 1 x i64> %asm229}30