29 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 52; RUN: llc -mtriple=riscv64 -mcpu=sifive-x280 -verify-machineinstrs < %s | FileCheck %s3 4define void @foo(<vscale x 8 x half> %0) {5; CHECK-LABEL: foo:6; CHECK: # %bb.0: # %entry7; CHECK-NEXT: vsetvli a0, zero, e32, m1, ta, ma8; CHECK-NEXT: vmv.v.i v10, 09; CHECK-NEXT: lui a0, 110; CHECK-NEXT: addi a0, a0, -109611; CHECK-NEXT: vmv.v.i v11, 012; CHECK-NEXT: vsetvli zero, a0, e8, m1, ta, ma13; CHECK-NEXT: #APP14; CHECK-NEXT: vfmadd.vv v11, v10, v1015; CHECK-NEXT: #NO_APP16; CHECK-NEXT: #APP17; CHECK-NEXT: vfmadd.vv v11, v10, v1018; CHECK-NEXT: #NO_APP19; CHECK-NEXT: vsetvli zero, a0, e16, m2, ta, ma20; CHECK-NEXT: vse16.v v8, (zero)21; CHECK-NEXT: ret22entry:23 %2 = tail call i64 @llvm.riscv.vsetvli.i64(i64 3000, i64 0, i64 0)24 %3 = tail call <vscale x 2 x float> asm sideeffect "vfmadd.vv $0, $1, $2", "=^vr,^vr,^vr,0"(<vscale x 2 x float> zeroinitializer, <vscale x 2 x float> zeroinitializer, <vscale x 2 x float> zeroinitializer)25 %4 = tail call <vscale x 2 x float> asm sideeffect "vfmadd.vv $0, $1, $2", "=^vr,^vr,^vr,0"(<vscale x 2 x float> zeroinitializer, <vscale x 2 x float> zeroinitializer, <vscale x 2 x float> %3)26 tail call void @llvm.riscv.vse.nxv8f16.i64(<vscale x 8 x half> %0, ptr null, i64 %2)27 ret void28}29