32 lines · plain
1; RUN: llc -O0 -mtriple=spirv64-unknown-unknown %s -o - | FileCheck %s --check-prefix=CHECK-SPIRV2; RUN: %if spirv-tools %{ llc -O0 -mtriple=spirv64-unknown-unknown %s -o - -filetype=obj | spirv-val %}3 4; CHECK-SPIRV-DAG: %[[#TyInt32:]] = OpTypeInt 32 05; CHECK-SPIRV-DAG: %[[#TyInt16:]] = OpTypeInt 16 06; CHECK-SPIRV-DAG: %[[#TyHalf:]] = OpTypeFloat 167; CHECK-SPIRV-DAG: %[[#vec4_float_16:]] = OpTypeVector %[[#TyHalf]] 48; CHECK-SPIRV-DAG: %[[#Arg32:]] = OpFunctionParameter %[[#TyInt32]]9; CHECK-SPIRV-DAG: %[[#Arg16:]] = OpUConvert %[[#TyInt16]] %[[#Arg32]]10; CHECK-SPIRV-DAG: %[[#ValHalf:]] = OpBitcast %[[#TyHalf]] %[[#Arg16:]]11; CHECK-SPIRV-DAG: %[[#ValHalf2:]] = OpFMul %[[#TyHalf]] %[[#ValHalf]] %[[#ValHalf]]12; CHECK-SPIRV-DAG: %[[#Res16:]] = OpBitcast %[[#TyInt16]] %[[#ValHalf2]]13; CHECK-SPIRV-DAG: OpReturnValue %[[#Res16]]14 15define i16 @foo(i32 %arg) {16entry:17 %op16 = trunc i32 %arg to i1618 %val = bitcast i16 %op16 to half19 %val2 = fmul half %val, %val20 %res = bitcast half %val2 to i1621 ret i16 %res22}23 24define <4 x i16> @test_vector_half4(<4 x half> nofpclass(nan inf) %p1) {25entry:26 ; CHECK: %[[#arg0:]] = OpFunctionParameter %[[#vec4_float_16]]27 ; CHECK: %[[#Res1:]] = OpBitcast %[[#vec4_int_16]] %[[#arg0]]28 %0 = bitcast <4 x half> %p1 to <4 x i16>29 ; CHECK: OpReturnValue %[[#Res1]]30 ret <4 x i16> %031}32