90 lines · plain
1; RUN: %if spirv-tools %{ llc -O0 -mtriple=spirv-unknown-vulkan-compute %s -o - -filetype=obj | spirv-val %}2; RUN: llc -mtriple=spirv-unknown-vulkan-compute -O0 %s -o - | FileCheck %s --match-full-lines3 4target datalayout = "e-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-G1"5target triple = "spirv-unknown-vulkan1.3-compute"6 7define internal spir_func void @main() #1 {8; CHECK: %[[#entry:]] = OpLabel9; CHECK: OpBranch %[[#do_body:]]10entry:11 %0 = call token @llvm.experimental.convergence.entry()12 %val = alloca i32, align 413 %i = alloca i32, align 414 store i32 0, ptr %val, align 415 store i32 0, ptr %i, align 416 br label %do.body17 18; CHECK: %[[#do_body]] = OpLabel19; CHECK: OpSelectionMerge %[[#do_end:]] None20; CHECK: OpBranchConditional %[[#cond:]] %[[#do_end]] %[[#if_end:]]21do.body:22 %1 = call token @llvm.experimental.convergence.loop() [ "convergencectrl"(token %0) ]23 %2 = load i32, ptr %i, align 424 %inc = add nsw i32 %2, 125 store i32 %inc, ptr %i, align 426 %3 = load i32, ptr %i, align 427 %cmp = icmp sgt i32 %3, 528 br i1 %cmp, label %if.then, label %if.end29 30; CHECK: %[[#if_end]] = OpLabel31; CHECK: OpBranch %[[#do_end]]32if.end:33 %4 = load i32, ptr %i, align 434 store i32 %4, ptr %val, align 435 br label %do.end36 37; Block is removed.38if.then:39 br label %do.end40 41; CHECK: %[[#do_end]] = OpLabel42; CHECK: OpBranch %[[#do_body2:]]43do.end:44 br label %do.body245 46; CHECK: %[[#do_body2]] = OpLabel47; CHECK: OpBranch %[[#do_body4:]]48do.body2:49 %6 = call token @llvm.experimental.convergence.loop() [ "convergencectrl"(token %0) ]50 %7 = load i32, ptr %i, align 451 %inc3 = add nsw i32 %7, 152 store i32 %inc3, ptr %i, align 453 br label %do.body454 55; CHECK: %[[#do_body4]] = OpLabel56; CHECK: OpBranch %[[#do_end8:]]57do.body4:58 %8 = call token @llvm.experimental.convergence.loop() [ "convergencectrl"(token %6) ]59 %9 = load i32, ptr %val, align 460 %inc5 = add nsw i32 %9, 161 store i32 %inc5, ptr %val, align 462 br label %do.end863 64; CHECK: %[[#do_end8]] = OpLabel65; CHECK: OpBranch %[[#do_end11:]]66do.end8:67 %11 = load i32, ptr %i, align 468 %dec = add nsw i32 %11, -169 store i32 %dec, ptr %i, align 470 br label %do.end1171 72; CHECK: %[[#do_end11]] = OpLabel73; CHECK: OpReturn74do.end11:75 ret void76 77}78 79 80declare token @llvm.experimental.convergence.entry() #081declare token @llvm.experimental.convergence.loop() #082 83attributes #0 = { convergent nocallback nofree nosync nounwind willreturn memory(none) }84attributes #1 = { convergent noinline norecurse nounwind optnone "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" }85 86!llvm.module.flags = !{!0, !1}87 88!0 = !{i32 1, !"wchar_size", i32 4}89!1 = !{i32 4, !"dx.disable_optimizations", i32 1}90