brintos

brintos / llvm-project-archived public Read only

0
0
Text · 5.5 KiB · 491fb95 Raw
200 lines · plain
1; Test sign extensions from a byte to an i32.2;3; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s4 5; Test register extension, starting with an i32.6define i32 @f1(i32 %a) {7; CHECK-LABEL: f1:8; CHECK: lbr %r2, %r29; CHECK: br %r1410  %byte = trunc i32 %a to i811  %ext = sext i8 %byte to i3212  ret i32 %ext13}14 15; ...and again with an i64.16define i32 @f2(i64 %a) {17; CHECK-LABEL: f2:18; CHECK: lbr %r2, %r219; CHECK: br %r1420  %byte = trunc i64 %a to i821  %ext = sext i8 %byte to i3222  ret i32 %ext23}24 25; Check LB with no displacement.26define i32 @f3(ptr %src) {27; CHECK-LABEL: f3:28; CHECK: lb %r2, 0(%r2)29; CHECK: br %r1430  %byte = load i8, ptr %src31  %ext = sext i8 %byte to i3232  ret i32 %ext33}34 35; Check the high end of the LB range.36define i32 @f4(ptr %src) {37; CHECK-LABEL: f4:38; CHECK: lb %r2, 524287(%r2)39; CHECK: br %r1440  %ptr = getelementptr i8, ptr %src, i64 52428741  %byte = load i8, ptr %ptr42  %ext = sext i8 %byte to i3243  ret i32 %ext44}45 46; Check the next byte up, which needs separate address logic.47; Other sequences besides this one would be OK.48define i32 @f5(ptr %src) {49; CHECK-LABEL: f5:50; CHECK: agfi %r2, 52428851; CHECK: lb %r2, 0(%r2)52; CHECK: br %r1453  %ptr = getelementptr i8, ptr %src, i64 52428854  %byte = load i8, ptr %ptr55  %ext = sext i8 %byte to i3256  ret i32 %ext57}58 59; Check the high end of the negative LB range.60define i32 @f6(ptr %src) {61; CHECK-LABEL: f6:62; CHECK: lb %r2, -1(%r2)63; CHECK: br %r1464  %ptr = getelementptr i8, ptr %src, i64 -165  %byte = load i8, ptr %ptr66  %ext = sext i8 %byte to i3267  ret i32 %ext68}69 70; Check the low end of the LB range.71define i32 @f7(ptr %src) {72; CHECK-LABEL: f7:73; CHECK: lb %r2, -524288(%r2)74; CHECK: br %r1475  %ptr = getelementptr i8, ptr %src, i64 -52428876  %byte = load i8, ptr %ptr77  %ext = sext i8 %byte to i3278  ret i32 %ext79}80 81; Check the next byte down, which needs separate address logic.82; Other sequences besides this one would be OK.83define i32 @f8(ptr %src) {84; CHECK-LABEL: f8:85; CHECK: agfi %r2, -52428986; CHECK: lb %r2, 0(%r2)87; CHECK: br %r1488  %ptr = getelementptr i8, ptr %src, i64 -52428989  %byte = load i8, ptr %ptr90  %ext = sext i8 %byte to i3291  ret i32 %ext92}93 94; Check that LB allows an index95define i32 @f9(i64 %src, i64 %index) {96; CHECK-LABEL: f9:97; CHECK: lb %r2, 524287(%r3,%r2)98; CHECK: br %r1499  %add1 = add i64 %src, %index100  %add2 = add i64 %add1, 524287101  %ptr = inttoptr i64 %add2 to ptr102  %byte = load i8, ptr %ptr103  %ext = sext i8 %byte to i32104  ret i32 %ext105}106 107; Test a case where we spill the source of at least one LBR.  We want108; to use LB if possible.109define void @f10(ptr %ptr) {110; CHECK-LABEL: f10:111; CHECK: lb {{%r[0-9]+}}, 183(%r15)112; CHECK: br %r14113  %val0 = load volatile i32, ptr %ptr114  %val1 = load volatile i32, ptr %ptr115  %val2 = load volatile i32, ptr %ptr116  %val3 = load volatile i32, ptr %ptr117  %val4 = load volatile i32, ptr %ptr118  %val5 = load volatile i32, ptr %ptr119  %val6 = load volatile i32, ptr %ptr120  %val7 = load volatile i32, ptr %ptr121  %val8 = load volatile i32, ptr %ptr122  %val9 = load volatile i32, ptr %ptr123  %val10 = load volatile i32, ptr %ptr124  %val11 = load volatile i32, ptr %ptr125  %val12 = load volatile i32, ptr %ptr126  %val13 = load volatile i32, ptr %ptr127  %val14 = load volatile i32, ptr %ptr128  %val15 = load volatile i32, ptr %ptr129 130  %trunc0 = trunc i32 %val0 to i8131  %trunc1 = trunc i32 %val1 to i8132  %trunc2 = trunc i32 %val2 to i8133  %trunc3 = trunc i32 %val3 to i8134  %trunc4 = trunc i32 %val4 to i8135  %trunc5 = trunc i32 %val5 to i8136  %trunc6 = trunc i32 %val6 to i8137  %trunc7 = trunc i32 %val7 to i8138  %trunc8 = trunc i32 %val8 to i8139  %trunc9 = trunc i32 %val9 to i8140  %trunc10 = trunc i32 %val10 to i8141  %trunc11 = trunc i32 %val11 to i8142  %trunc12 = trunc i32 %val12 to i8143  %trunc13 = trunc i32 %val13 to i8144  %trunc14 = trunc i32 %val14 to i8145  %trunc15 = trunc i32 %val15 to i8146 147  %ext0 = sext i8 %trunc0 to i32148  %ext1 = sext i8 %trunc1 to i32149  %ext2 = sext i8 %trunc2 to i32150  %ext3 = sext i8 %trunc3 to i32151  %ext4 = sext i8 %trunc4 to i32152  %ext5 = sext i8 %trunc5 to i32153  %ext6 = sext i8 %trunc6 to i32154  %ext7 = sext i8 %trunc7 to i32155  %ext8 = sext i8 %trunc8 to i32156  %ext9 = sext i8 %trunc9 to i32157  %ext10 = sext i8 %trunc10 to i32158  %ext11 = sext i8 %trunc11 to i32159  %ext12 = sext i8 %trunc12 to i32160  %ext13 = sext i8 %trunc13 to i32161  %ext14 = sext i8 %trunc14 to i32162  %ext15 = sext i8 %trunc15 to i32163 164  store volatile i32 %val0, ptr %ptr165  store volatile i32 %val1, ptr %ptr166  store volatile i32 %val2, ptr %ptr167  store volatile i32 %val3, ptr %ptr168  store volatile i32 %val4, ptr %ptr169  store volatile i32 %val5, ptr %ptr170  store volatile i32 %val6, ptr %ptr171  store volatile i32 %val7, ptr %ptr172  store volatile i32 %val8, ptr %ptr173  store volatile i32 %val9, ptr %ptr174  store volatile i32 %val10, ptr %ptr175  store volatile i32 %val11, ptr %ptr176  store volatile i32 %val12, ptr %ptr177  store volatile i32 %val13, ptr %ptr178  store volatile i32 %val14, ptr %ptr179  store volatile i32 %val15, ptr %ptr180 181  store volatile i32 %ext0, ptr %ptr182  store volatile i32 %ext1, ptr %ptr183  store volatile i32 %ext2, ptr %ptr184  store volatile i32 %ext3, ptr %ptr185  store volatile i32 %ext4, ptr %ptr186  store volatile i32 %ext5, ptr %ptr187  store volatile i32 %ext6, ptr %ptr188  store volatile i32 %ext7, ptr %ptr189  store volatile i32 %ext8, ptr %ptr190  store volatile i32 %ext9, ptr %ptr191  store volatile i32 %ext10, ptr %ptr192  store volatile i32 %ext11, ptr %ptr193  store volatile i32 %ext12, ptr %ptr194  store volatile i32 %ext13, ptr %ptr195  store volatile i32 %ext14, ptr %ptr196  store volatile i32 %ext15, ptr %ptr197 198  ret void199}200