155 lines · plain
1; Test 128-bit subtraction in which the second operand is variable.2;3; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z10 | FileCheck %s4; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z196 | FileCheck %s5 6declare ptr@foo()7 8; Test register addition.9define void @f1(ptr %ptr, i64 %high, i64 %low) {10; CHECK-LABEL: f1:11; CHECK: slgr {{%r[0-5]}}, %r412; CHECK: slbgr {{%r[0-5]}}, %r313; CHECK: br %r1414 %a = load i128, ptr %ptr15 %highx = zext i64 %high to i12816 %lowx = zext i64 %low to i12817 %bhigh = shl i128 %highx, 6418 %b = or i128 %bhigh, %lowx19 %sub = sub i128 %a, %b20 store i128 %sub, ptr %ptr21 ret void22}23 24; Test memory addition with no offset.25define void @f2(i64 %addr) {26; CHECK-LABEL: f2:27; CHECK: slg {{%r[0-5]}}, 8(%r2)28; CHECK: slbg {{%r[0-5]}}, 0(%r2)29; CHECK: br %r1430 %bptr = inttoptr i64 %addr to ptr31 %aptr = getelementptr i128, ptr %bptr, i64 -832 %a = load i128, ptr %aptr33 %b = load i128, ptr %bptr34 %sub = sub i128 %a, %b35 store i128 %sub, ptr %aptr36 ret void37}38 39; Test the highest aligned offset that is in range of both SLG and SLBG.40define void @f3(i64 %base) {41; CHECK-LABEL: f3:42; CHECK: slg {{%r[0-5]}}, 524280(%r2)43; CHECK: slbg {{%r[0-5]}}, 524272(%r2)44; CHECK: br %r1445 %addr = add i64 %base, 52427246 %bptr = inttoptr i64 %addr to ptr47 %aptr = getelementptr i128, ptr %bptr, i64 -848 %a = load i128, ptr %aptr49 %b = load i128, ptr %bptr50 %sub = sub i128 %a, %b51 store i128 %sub, ptr %aptr52 ret void53}54 55; Test the next doubleword up, which requires separate address logic for SLG.56define void @f4(i64 %base) {57; CHECK-LABEL: f4:58; CHECK: lay [[BASE:%r[1-5]]], 524280(%r2)59; CHECK: slg {{%r[0-5]}}, 8([[BASE]])60; CHECK: slbg {{%r[0-5]}}, 524280(%r2)61; CHECK: br %r1462 %addr = add i64 %base, 52428063 %bptr = inttoptr i64 %addr to ptr64 %aptr = getelementptr i128, ptr %bptr, i64 -865 %a = load i128, ptr %aptr66 %b = load i128, ptr %bptr67 %sub = sub i128 %a, %b68 store i128 %sub, ptr %aptr69 ret void70}71 72; Test the next doubleword after that, which requires separate logic for73; both instructions.74define void @f5(i64 %base) {75; CHECK-LABEL: f5:76; CHECK: slg {{%r[0-5]}}, 8({{%r[1-5]}})77; CHECK: slbg {{%r[0-5]}}, 0({{%r[1-5]}})78; CHECK: br %r1479 %addr = add i64 %base, 52428880 %bptr = inttoptr i64 %addr to ptr81 %aptr = getelementptr i128, ptr %bptr, i64 -882 %a = load i128, ptr %aptr83 %b = load i128, ptr %bptr84 %sub = sub i128 %a, %b85 store i128 %sub, ptr %aptr86 ret void87}88 89; Test the lowest displacement that is in range of both SLG and SLBG.90define void @f6(i64 %base) {91; CHECK-LABEL: f6:92; CHECK: slg {{%r[0-5]}}, -524280(%r2)93; CHECK: slbg {{%r[0-5]}}, -524288(%r2)94; CHECK: br %r1495 %addr = add i64 %base, -52428896 %bptr = inttoptr i64 %addr to ptr97 %aptr = getelementptr i128, ptr %bptr, i64 -898 %a = load i128, ptr %aptr99 %b = load i128, ptr %bptr100 %sub = sub i128 %a, %b101 store i128 %sub, ptr %aptr102 ret void103}104 105; Test the next doubleword down, which is out of range of the SLBG.106define void @f7(i64 %base) {107; CHECK-LABEL: f7:108; CHECK: slg {{%r[0-5]}}, -524288(%r2)109; CHECK: slbg {{%r[0-5]}}, 0({{%r[1-5]}})110; CHECK: br %r14111 %addr = add i64 %base, -524296112 %bptr = inttoptr i64 %addr to ptr113 %aptr = getelementptr i128, ptr %bptr, i64 -8114 %a = load i128, ptr %aptr115 %b = load i128, ptr %bptr116 %sub = sub i128 %a, %b117 store i128 %sub, ptr %aptr118 ret void119}120 121; Check that subtractions of spilled values can use SLG and SLBG rather than122; SLGR and SLBGR.123define void @f8(ptr %ptr0) {124; CHECK-LABEL: f8:125; CHECK: brasl %r14, foo@PLT126; CHECK: slg {{%r[0-9]+}}, {{[0-9]+}}(%r15)127; CHECK: slbg {{%r[0-9]+}}, {{[0-9]+}}(%r15)128; CHECK: br %r14129 %ptr1 = getelementptr i128, ptr %ptr0, i128 2130 %ptr2 = getelementptr i128, ptr %ptr0, i128 4131 %ptr3 = getelementptr i128, ptr %ptr0, i128 6132 %ptr4 = getelementptr i128, ptr %ptr0, i128 8133 %ptr5 = getelementptr i128, ptr %ptr0, i128 10134 135 %val0 = load i128, ptr %ptr0136 %val1 = load i128, ptr %ptr1137 %val2 = load i128, ptr %ptr2138 %val3 = load i128, ptr %ptr3139 %val4 = load i128, ptr %ptr4140 %val5 = load i128, ptr %ptr5141 142 %retptr = call ptr@foo()143 144 %ret = load i128, ptr %retptr145 %sub0 = sub i128 %ret, %val0146 %sub1 = sub i128 %sub0, %val1147 %sub2 = sub i128 %sub1, %val2148 %sub3 = sub i128 %sub2, %val3149 %sub4 = sub i128 %sub3, %val4150 %sub5 = sub i128 %sub4, %val5151 store i128 %sub5, ptr %retptr152 153 ret void154}155