88 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 32; Test the three-operand form of 32-bit addition.3;4; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z196 | FileCheck %s5 6declare i32 @foo(i32, i32, i32)7 8; Check ALRK.9define i32 @f1(i32 %dummy, i32 %a, i32 %b, ptr %flag) {10; CHECK-LABEL: f1:11; CHECK: # %bb.0:12; CHECK-NEXT: alrk %r2, %r3, %r413; CHECK-NEXT: ipm %r014; CHECK-NEXT: risblg %r0, %r0, 31, 159, 3515; CHECK-NEXT: st %r0, 0(%r5)16; CHECK-NEXT: br %r1417 %t = call {i32, i1} @llvm.uadd.with.overflow.i32(i32 %a, i32 %b)18 %val = extractvalue {i32, i1} %t, 019 %obit = extractvalue {i32, i1} %t, 120 %ext = zext i1 %obit to i3221 store i32 %ext, ptr %flag22 ret i32 %val23}24 25; Check using the overflow result for a branch.26define i32 @f2(i32 %dummy, i32 %a, i32 %b) {27; CHECK-LABEL: f2:28; CHECK: # %bb.0:29; CHECK-NEXT: alrk %r2, %r3, %r430; CHECK-NEXT: bler %r1431; CHECK-NEXT: .LBB1_1: # %call32; CHECK-NEXT: lhi %r2, 033; CHECK-NEXT: jg foo@PLT34 %t = call {i32, i1} @llvm.uadd.with.overflow.i32(i32 %a, i32 %b)35 %val = extractvalue {i32, i1} %t, 036 %obit = extractvalue {i32, i1} %t, 137 br i1 %obit, label %call, label %exit38 39call:40 %res = tail call i32 @foo(i32 0, i32 %a, i32 %b)41 ret i32 %res42 43exit:44 ret i32 %val45}46 47; ... and the same with the inverted direction.48define i32 @f3(i32 %dummy, i32 %a, i32 %b) {49; CHECK-LABEL: f3:50; CHECK: # %bb.0:51; CHECK-NEXT: alrk %r2, %r3, %r452; CHECK-NEXT: bnler %r1453; CHECK-NEXT: .LBB2_1: # %call54; CHECK-NEXT: lhi %r2, 055; CHECK-NEXT: jg foo@PLT56 %t = call {i32, i1} @llvm.uadd.with.overflow.i32(i32 %a, i32 %b)57 %val = extractvalue {i32, i1} %t, 058 %obit = extractvalue {i32, i1} %t, 159 br i1 %obit, label %exit, label %call60 61call:62 %res = tail call i32 @foo(i32 0, i32 %a, i32 %b)63 ret i32 %res64 65exit:66 ret i32 %val67}68 69; Check that we can still use ALR in obvious cases.70define i32 @f4(i32 %a, i32 %b, ptr %flag) {71; CHECK-LABEL: f4:72; CHECK: # %bb.0:73; CHECK-NEXT: alr %r2, %r374; CHECK-NEXT: ipm %r075; CHECK-NEXT: risblg %r0, %r0, 31, 159, 3576; CHECK-NEXT: st %r0, 0(%r4)77; CHECK-NEXT: br %r1478 %t = call {i32, i1} @llvm.uadd.with.overflow.i32(i32 %a, i32 %b)79 %val = extractvalue {i32, i1} %t, 080 %obit = extractvalue {i32, i1} %t, 181 %ext = zext i1 %obit to i3282 store i32 %ext, ptr %flag83 ret i32 %val84}85 86declare {i32, i1} @llvm.uadd.with.overflow.i32(i32, i32) nounwind readnone87 88