brintos

brintos / llvm-project-archived public Read only

0
0
Text · 2.0 KiB · 8634824 Raw
53 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 22; Test the handling of unnamed short vector arguments.3;4; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z13 | FileCheck %s -check-prefix=CHECK-VEC5; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z13 | FileCheck %s -check-prefix=CHECK-STACK6 7; This routine is called with two named vector argument (passed8; in %v24 and %v26) and two unnamed vector arguments (passed9; in the single-wide stack slots at 160 and 168).10declare void @bar(<4 x i8>, <4 x i8>, ...)11 12define void @foo() {13; CHECK-VEC-LABEL: foo:14; CHECK-VEC:       # %bb.0:15; CHECK-VEC-NEXT:    stmg %r14, %r15, 112(%r15)16; CHECK-VEC-NEXT:    .cfi_offset %r14, -4817; CHECK-VEC-NEXT:    .cfi_offset %r15, -4018; CHECK-VEC-NEXT:    aghi %r15, -17619; CHECK-VEC-NEXT:    .cfi_def_cfa_offset 33620; CHECK-VEC-NEXT:    larl %r1, .LCPI0_021; CHECK-VEC-NEXT:    vl %v0, 0(%r1), 322; CHECK-VEC-NEXT:    vrepib %v24, 123; CHECK-VEC-NEXT:    vrepib %v26, 224; CHECK-VEC-NEXT:    vst %v0, 160(%r15), 325; CHECK-VEC-NEXT:    brasl %r14, bar@PLT26; CHECK-VEC-NEXT:    lmg %r14, %r15, 288(%r15)27; CHECK-VEC-NEXT:    br %r1428;29; CHECK-STACK-LABEL: foo:30; CHECK-STACK:       # %bb.0:31; CHECK-STACK-NEXT:    stmg %r14, %r15, 112(%r15)32; CHECK-STACK-NEXT:    .cfi_offset %r14, -4833; CHECK-STACK-NEXT:    .cfi_offset %r15, -4034; CHECK-STACK-NEXT:    aghi %r15, -17635; CHECK-STACK-NEXT:    .cfi_def_cfa_offset 33636; CHECK-STACK-NEXT:    larl %r1, .LCPI0_037; CHECK-STACK-NEXT:    vl %v0, 0(%r1), 338; CHECK-STACK-NEXT:    vrepib %v24, 139; CHECK-STACK-NEXT:    vrepib %v26, 240; CHECK-STACK-NEXT:    vst %v0, 160(%r15), 341; CHECK-STACK-NEXT:    brasl %r14, bar@PLT42; CHECK-STACK-NEXT:    lmg %r14, %r15, 288(%r15)43; CHECK-STACK-NEXT:    br %r1444 45  call void (<4 x i8>, <4 x i8>, ...) @bar46              (<4 x i8> <i8 1, i8 1, i8 1, i8 1>,47               <4 x i8> <i8 2, i8 2, i8 2, i8 2>,48               <4 x i8> <i8 3, i8 3, i8 3, i8 3>,49               <4 x i8> <i8 4, i8 4, i8 4, i8 4>)50  ret void51}52 53