229 lines · plain
1; Test v16i8 comparisons.2;3; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z13 | FileCheck %s4 5; Test eq.6define <16 x i8> @f1(<16 x i8> %dummy, <16 x i8> %val1, <16 x i8> %val2) {7; CHECK-LABEL: f1:8; CHECK: vceqb %v24, %v26, %v289; CHECK-NEXT: br %r1410 %cmp = icmp eq <16 x i8> %val1, %val211 %ret = sext <16 x i1> %cmp to <16 x i8>12 ret <16 x i8> %ret13}14 15; Test ne.16define <16 x i8> @f2(<16 x i8> %dummy, <16 x i8> %val1, <16 x i8> %val2) {17; CHECK-LABEL: f2:18; CHECK: vceqb [[REG:%v[0-9]+]], %v26, %v2819; CHECK-NEXT: vno %v24, [[REG]], [[REG]]20; CHECK-NEXT: br %r1421 %cmp = icmp ne <16 x i8> %val1, %val222 %ret = sext <16 x i1> %cmp to <16 x i8>23 ret <16 x i8> %ret24}25 26; Test sgt.27define <16 x i8> @f3(<16 x i8> %dummy, <16 x i8> %val1, <16 x i8> %val2) {28; CHECK-LABEL: f3:29; CHECK: vchb %v24, %v26, %v2830; CHECK-NEXT: br %r1431 %cmp = icmp sgt <16 x i8> %val1, %val232 %ret = sext <16 x i1> %cmp to <16 x i8>33 ret <16 x i8> %ret34}35 36; Test sge.37define <16 x i8> @f4(<16 x i8> %dummy, <16 x i8> %val1, <16 x i8> %val2) {38; CHECK-LABEL: f4:39; CHECK: vchb [[REG:%v[0-9]+]], %v28, %v2640; CHECK-NEXT: vno %v24, [[REG]], [[REG]]41; CHECK-NEXT: br %r1442 %cmp = icmp sge <16 x i8> %val1, %val243 %ret = sext <16 x i1> %cmp to <16 x i8>44 ret <16 x i8> %ret45}46 47; Test sle.48define <16 x i8> @f5(<16 x i8> %dummy, <16 x i8> %val1, <16 x i8> %val2) {49; CHECK-LABEL: f5:50; CHECK: vchb [[REG:%v[0-9]+]], %v26, %v2851; CHECK-NEXT: vno %v24, [[REG]], [[REG]]52; CHECK-NEXT: br %r1453 %cmp = icmp sle <16 x i8> %val1, %val254 %ret = sext <16 x i1> %cmp to <16 x i8>55 ret <16 x i8> %ret56}57 58; Test slt.59define <16 x i8> @f6(<16 x i8> %dummy, <16 x i8> %val1, <16 x i8> %val2) {60; CHECK-LABEL: f6:61; CHECK: vchb %v24, %v28, %v2662; CHECK-NEXT: br %r1463 %cmp = icmp slt <16 x i8> %val1, %val264 %ret = sext <16 x i1> %cmp to <16 x i8>65 ret <16 x i8> %ret66}67 68; Test ugt.69define <16 x i8> @f7(<16 x i8> %dummy, <16 x i8> %val1, <16 x i8> %val2) {70; CHECK-LABEL: f7:71; CHECK: vchlb %v24, %v26, %v2872; CHECK-NEXT: br %r1473 %cmp = icmp ugt <16 x i8> %val1, %val274 %ret = sext <16 x i1> %cmp to <16 x i8>75 ret <16 x i8> %ret76}77 78; Test uge.79define <16 x i8> @f8(<16 x i8> %dummy, <16 x i8> %val1, <16 x i8> %val2) {80; CHECK-LABEL: f8:81; CHECK: vchlb [[REG:%v[0-9]+]], %v28, %v2682; CHECK-NEXT: vno %v24, [[REG]], [[REG]]83; CHECK-NEXT: br %r1484 %cmp = icmp uge <16 x i8> %val1, %val285 %ret = sext <16 x i1> %cmp to <16 x i8>86 ret <16 x i8> %ret87}88 89; Test ule.90define <16 x i8> @f9(<16 x i8> %dummy, <16 x i8> %val1, <16 x i8> %val2) {91; CHECK-LABEL: f9:92; CHECK: vchlb [[REG:%v[0-9]+]], %v26, %v2893; CHECK-NEXT: vno %v24, [[REG]], [[REG]]94; CHECK-NEXT: br %r1495 %cmp = icmp ule <16 x i8> %val1, %val296 %ret = sext <16 x i1> %cmp to <16 x i8>97 ret <16 x i8> %ret98}99 100; Test ult.101define <16 x i8> @f10(<16 x i8> %dummy, <16 x i8> %val1, <16 x i8> %val2) {102; CHECK-LABEL: f10:103; CHECK: vchlb %v24, %v28, %v26104; CHECK-NEXT: br %r14105 %cmp = icmp ult <16 x i8> %val1, %val2106 %ret = sext <16 x i1> %cmp to <16 x i8>107 ret <16 x i8> %ret108}109 110; Test eq selects.111define <16 x i8> @f11(<16 x i8> %val1, <16 x i8> %val2,112 <16 x i8> %val3, <16 x i8> %val4) {113; CHECK-LABEL: f11:114; CHECK: vceqb [[REG:%v[0-9]+]], %v24, %v26115; CHECK-NEXT: vsel %v24, %v28, %v30, [[REG]]116; CHECK-NEXT: br %r14117 %cmp = icmp eq <16 x i8> %val1, %val2118 %ret = select <16 x i1> %cmp, <16 x i8> %val3, <16 x i8> %val4119 ret <16 x i8> %ret120}121 122; Test ne selects.123define <16 x i8> @f12(<16 x i8> %val1, <16 x i8> %val2,124 <16 x i8> %val3, <16 x i8> %val4) {125; CHECK-LABEL: f12:126; CHECK: vceqb [[REG:%v[0-9]+]], %v24, %v26127; CHECK-NEXT: vsel %v24, %v30, %v28, [[REG]]128; CHECK-NEXT: br %r14129 %cmp = icmp ne <16 x i8> %val1, %val2130 %ret = select <16 x i1> %cmp, <16 x i8> %val3, <16 x i8> %val4131 ret <16 x i8> %ret132}133 134; Test sgt selects.135define <16 x i8> @f13(<16 x i8> %val1, <16 x i8> %val2,136 <16 x i8> %val3, <16 x i8> %val4) {137; CHECK-LABEL: f13:138; CHECK: vchb [[REG:%v[0-9]+]], %v24, %v26139; CHECK-NEXT: vsel %v24, %v28, %v30, [[REG]]140; CHECK-NEXT: br %r14141 %cmp = icmp sgt <16 x i8> %val1, %val2142 %ret = select <16 x i1> %cmp, <16 x i8> %val3, <16 x i8> %val4143 ret <16 x i8> %ret144}145 146; Test sge selects.147define <16 x i8> @f14(<16 x i8> %val1, <16 x i8> %val2,148 <16 x i8> %val3, <16 x i8> %val4) {149; CHECK-LABEL: f14:150; CHECK: vchb [[REG:%v[0-9]+]], %v26, %v24151; CHECK-NEXT: vsel %v24, %v30, %v28, [[REG]]152; CHECK-NEXT: br %r14153 %cmp = icmp sge <16 x i8> %val1, %val2154 %ret = select <16 x i1> %cmp, <16 x i8> %val3, <16 x i8> %val4155 ret <16 x i8> %ret156}157 158; Test sle selects.159define <16 x i8> @f15(<16 x i8> %val1, <16 x i8> %val2,160 <16 x i8> %val3, <16 x i8> %val4) {161; CHECK-LABEL: f15:162; CHECK: vchb [[REG:%v[0-9]+]], %v24, %v26163; CHECK-NEXT: vsel %v24, %v30, %v28, [[REG]]164; CHECK-NEXT: br %r14165 %cmp = icmp sle <16 x i8> %val1, %val2166 %ret = select <16 x i1> %cmp, <16 x i8> %val3, <16 x i8> %val4167 ret <16 x i8> %ret168}169 170; Test slt selects.171define <16 x i8> @f16(<16 x i8> %val1, <16 x i8> %val2,172 <16 x i8> %val3, <16 x i8> %val4) {173; CHECK-LABEL: f16:174; CHECK: vchb [[REG:%v[0-9]+]], %v26, %v24175; CHECK-NEXT: vsel %v24, %v28, %v30, [[REG]]176; CHECK-NEXT: br %r14177 %cmp = icmp slt <16 x i8> %val1, %val2178 %ret = select <16 x i1> %cmp, <16 x i8> %val3, <16 x i8> %val4179 ret <16 x i8> %ret180}181 182; Test ugt selects.183define <16 x i8> @f17(<16 x i8> %val1, <16 x i8> %val2,184 <16 x i8> %val3, <16 x i8> %val4) {185; CHECK-LABEL: f17:186; CHECK: vchlb [[REG:%v[0-9]+]], %v24, %v26187; CHECK-NEXT: vsel %v24, %v28, %v30, [[REG]]188; CHECK-NEXT: br %r14189 %cmp = icmp ugt <16 x i8> %val1, %val2190 %ret = select <16 x i1> %cmp, <16 x i8> %val3, <16 x i8> %val4191 ret <16 x i8> %ret192}193 194; Test uge selects.195define <16 x i8> @f18(<16 x i8> %val1, <16 x i8> %val2,196 <16 x i8> %val3, <16 x i8> %val4) {197; CHECK-LABEL: f18:198; CHECK: vchlb [[REG:%v[0-9]+]], %v26, %v24199; CHECK-NEXT: vsel %v24, %v30, %v28, [[REG]]200; CHECK-NEXT: br %r14201 %cmp = icmp uge <16 x i8> %val1, %val2202 %ret = select <16 x i1> %cmp, <16 x i8> %val3, <16 x i8> %val4203 ret <16 x i8> %ret204}205 206; Test ule selects.207define <16 x i8> @f19(<16 x i8> %val1, <16 x i8> %val2,208 <16 x i8> %val3, <16 x i8> %val4) {209; CHECK-LABEL: f19:210; CHECK: vchlb [[REG:%v[0-9]+]], %v24, %v26211; CHECK-NEXT: vsel %v24, %v30, %v28, [[REG]]212; CHECK-NEXT: br %r14213 %cmp = icmp ule <16 x i8> %val1, %val2214 %ret = select <16 x i1> %cmp, <16 x i8> %val3, <16 x i8> %val4215 ret <16 x i8> %ret216}217 218; Test ult selects.219define <16 x i8> @f20(<16 x i8> %val1, <16 x i8> %val2,220 <16 x i8> %val3, <16 x i8> %val4) {221; CHECK-LABEL: f20:222; CHECK: vchlb [[REG:%v[0-9]+]], %v26, %v24223; CHECK-NEXT: vsel %v24, %v28, %v30, [[REG]]224; CHECK-NEXT: br %r14225 %cmp = icmp ult <16 x i8> %val1, %val2226 %ret = select <16 x i1> %cmp, <16 x i8> %val3, <16 x i8> %val4227 ret <16 x i8> %ret228}229