brintos

brintos / llvm-project-archived public Read only

0
0
Text · 5.8 KiB · 835276a Raw
161 lines · plain
1; Test vector pack.2;3; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z13 | FileCheck %s4 5; Test a canonical v16i8 pack.6define <16 x i8> @f1(<16 x i8> %val1, <16 x i8> %val2) {7; CHECK-LABEL: f1:8; CHECK: vpkh %v24, %v24, %v269; CHECK: br %r1410  %ret = shufflevector <16 x i8> %val1, <16 x i8> %val2,11                       <16 x i32> <i32 1, i32 3, i32 5, i32 7,12                                   i32 9, i32 11, i32 13, i32 15,13                                   i32 17, i32 19, i32 21, i32 23,14                                   i32 25, i32 27, i32 29, i32 31>15  ret <16 x i8> %ret16}17 18; Test a reversed v16i8 pack.19define <16 x i8> @f2(<16 x i8> %val1, <16 x i8> %val2) {20; CHECK-LABEL: f2:21; CHECK: vpkh %v24, %v26, %v2422; CHECK: br %r1423  %ret = shufflevector <16 x i8> %val1, <16 x i8> %val2,24                       <16 x i32> <i32 17, i32 19, i32 21, i32 23,25                                   i32 25, i32 27, i32 29, i32 31,26                                   i32 1, i32 3, i32 5, i32 7,27                                   i32 9, i32 11, i32 13, i32 15>28  ret <16 x i8> %ret29}30 31; Test a v16i8 pack with only the first operand being used.32define <16 x i8> @f3(<16 x i8> %val1, <16 x i8> %val2) {33; CHECK-LABEL: f3:34; CHECK: vpkh %v24, %v24, %v2435; CHECK: br %r1436  %ret = shufflevector <16 x i8> %val1, <16 x i8> %val2,37                       <16 x i32> <i32 1, i32 3, i32 5, i32 7,38                                   i32 9, i32 11, i32 13, i32 15,39                                   i32 1, i32 3, i32 5, i32 7,40                                   i32 9, i32 11, i32 13, i32 15>41  ret <16 x i8> %ret42}43 44; Test a v16i8 pack with only the second operand being used.45; This is converted into @f3 by target-independent code.46define <16 x i8> @f4(<16 x i8> %val1, <16 x i8> %val2) {47; CHECK-LABEL: f4:48; CHECK: vpkh %v24, %v26, %v2649; CHECK: br %r1450  %ret = shufflevector <16 x i8> %val1, <16 x i8> %val2,51                       <16 x i32> <i32 17, i32 19, i32 21, i32 23,52                                   i32 25, i32 27, i32 29, i32 31,53                                   i32 17, i32 19, i32 21, i32 23,54                                   i32 25, i32 27, i32 29, i32 31>55  ret <16 x i8> %ret56}57 58; Test a v16i8 pack with both operands being the same.  This too is59; converted into @f3 by target-independent code.60define <16 x i8> @f5(<16 x i8> %val) {61; CHECK-LABEL: f5:62; CHECK: vpkh %v24, %v24, %v2463; CHECK: br %r1464  %ret = shufflevector <16 x i8> %val, <16 x i8> %val,65                       <16 x i32> <i32 1, i32 3, i32 5, i32 7,66                                   i32 9, i32 11, i32 13, i32 15,67                                   i32 17, i32 19, i32 21, i32 23,68                                   i32 25, i32 27, i32 29, i32 31>69  ret <16 x i8> %ret70}71 72; Test a v16i8 pack in which some of the indices are don't care.73define <16 x i8> @f6(<16 x i8> %val1, <16 x i8> %val2) {74; CHECK-LABEL: f6:75; CHECK: vpkh %v24, %v24, %v2676; CHECK: br %r1477  %ret = shufflevector <16 x i8> %val1, <16 x i8> %val2,78                       <16 x i32> <i32 1, i32 undef, i32 5, i32 7,79                                   i32 undef, i32 11, i32 undef, i32 undef,80                                   i32 undef, i32 19, i32 21, i32 23,81                                   i32 undef, i32 27, i32 29, i32 undef>82  ret <16 x i8> %ret83}84 85; Test a v16i8 pack in which one of the operands is undefined and where86; indices for that operand are "don't care".  Target-independent code87; converts the indices themselves into "undef"s.88define <16 x i8> @f7(<16 x i8> %val) {89; CHECK-LABEL: f7:90; CHECK: vpkh %v24, %v24, %v2491; CHECK: br %r1492  %ret = shufflevector <16 x i8> undef, <16 x i8> %val,93                       <16 x i32> <i32 7, i32 1, i32 9, i32 15,94                                   i32 15, i32 3, i32 5, i32 1,95                                   i32 17, i32 19, i32 21, i32 23,96                                   i32 25, i32 27, i32 29, i32 31>97  ret <16 x i8> %ret98}99 100; Test a canonical v8i16 pack.101define <8 x i16> @f8(<8 x i16> %val1, <8 x i16> %val2) {102; CHECK-LABEL: f8:103; CHECK: vpkf %v24, %v24, %v26104; CHECK: br %r14105  %ret = shufflevector <8 x i16> %val1, <8 x i16> %val2,106                       <8 x i32> <i32 1, i32 3, i32 5, i32 7,107                                  i32 9, i32 11, i32 13, i32 15>108  ret <8 x i16> %ret109}110 111; Test a reversed v8i16 pack.112define <8 x i16> @f9(<8 x i16> %val1, <8 x i16> %val2) {113; CHECK-LABEL: f9:114; CHECK: vpkf %v24, %v26, %v24115; CHECK: br %r14116  %ret = shufflevector <8 x i16> %val1, <8 x i16> %val2,117                       <8 x i32> <i32 9, i32 11, i32 13, i32 15,118                                  i32 1, i32 3, i32 5, i32 7>119  ret <8 x i16> %ret120}121 122; Test a canonical v4i32 pack.123define <4 x i32> @f10(<4 x i32> %val1, <4 x i32> %val2) {124; CHECK-LABEL: f10:125; CHECK: vpkg %v24, %v24, %v26126; CHECK: br %r14127  %ret = shufflevector <4 x i32> %val1, <4 x i32> %val2,128                       <4 x i32> <i32 1, i32 3, i32 5, i32 7>129  ret <4 x i32> %ret130}131 132; Test a reversed v4i32 pack.133define <4 x i32> @f11(<4 x i32> %val1, <4 x i32> %val2) {134; CHECK-LABEL: f11:135; CHECK: vpkg %v24, %v26, %v24136; CHECK: br %r14137  %ret = shufflevector <4 x i32> %val1, <4 x i32> %val2,138                       <4 x i32> <i32 5, i32 7, i32 1, i32 3>139  ret <4 x i32> %ret140}141 142; Test a canonical v4f32 pack.143define <4 x float> @f12(<4 x float> %val1, <4 x float> %val2) {144; CHECK-LABEL: f12:145; CHECK: vpkg %v24, %v24, %v26146; CHECK: br %r14147  %ret = shufflevector <4 x float> %val1, <4 x float> %val2,148                       <4 x i32> <i32 1, i32 3, i32 5, i32 7>149  ret <4 x float> %ret150}151 152; Test a reversed v4f32 pack.153define <4 x float> @f13(<4 x float> %val1, <4 x float> %val2) {154; CHECK-LABEL: f13:155; CHECK: vpkg %v24, %v26, %v24156; CHECK: br %r14157  %ret = shufflevector <4 x float> %val1, <4 x float> %val2,158                       <4 x i32> <i32 5, i32 7, i32 1, i32 3>159  ret <4 x float> %ret160}161