231 lines · plain
1# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py2# RUN: llc -mtriple=thumbv8.1m.main -mattr=+mve -run-pass=arm-low-overhead-loops %s -o - --verify-machineinstrs | FileCheck %s3 4--- |5 define dso_local arm_aapcs_vfpcc signext i16 @wrong_liveout_shift(ptr nocapture readonly %b, ptr nocapture readonly %c, i32 %N) {6 entry:7 %cmp11 = icmp eq i32 %N, 08 %0 = add i32 %N, 79 %1 = lshr i32 %0, 310 %2 = shl nuw i32 %1, 311 %3 = add i32 %2, -812 %4 = lshr i32 %3, 313 %5 = add nuw nsw i32 %4, 114 br i1 %cmp11, label %for.cond.cleanup, label %vector.ph15 16 vector.ph: ; preds = %entry17 %start = call i32 @llvm.start.loop.iterations.i32(i32 %5)18 %6 = shl i32 %4, 319 %7 = sub i32 %N, %620 br label %vector.body21 22 vector.body: ; preds = %vector.body, %vector.ph23 %lsr.iv20 = phi ptr [ %scevgep21, %vector.body ], [ %c, %vector.ph ]24 %lsr.iv = phi ptr [ %scevgep, %vector.body ], [ %b, %vector.ph ]25 %vec.phi = phi <8 x i16> [ <i16 32767, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0>, %vector.ph ], [ %15, %vector.body ]26 %8 = phi i32 [ %start, %vector.ph ], [ %16, %vector.body ]27 %9 = phi i32 [ %N, %vector.ph ], [ %11, %vector.body ]28 %lsr.iv2022 = bitcast ptr %lsr.iv20 to ptr29 %lsr.iv19 = bitcast ptr %lsr.iv to ptr30 %10 = call <8 x i1> @llvm.arm.mve.vctp16(i32 %9)31 %11 = sub i32 %9, 832 %wide.masked.load = call <8 x i8> @llvm.masked.load.v8i8.p0(ptr %lsr.iv19, i32 1, <8 x i1> %10, <8 x i8> undef)33 %12 = zext <8 x i8> %wide.masked.load to <8 x i16>34 %wide.masked.load16 = call <8 x i8> @llvm.masked.load.v8i8.p0(ptr %lsr.iv2022, i32 1, <8 x i1> %10, <8 x i8> undef)35 %13 = zext <8 x i8> %wide.masked.load16 to <8 x i16>36 %14 = mul nuw <8 x i16> %13, %1237 %15 = sub <8 x i16> %vec.phi, %1438 %scevgep = getelementptr i8, ptr %lsr.iv, i32 839 %scevgep21 = getelementptr i8, ptr %lsr.iv20, i32 840 %16 = call i32 @llvm.loop.decrement.reg.i32.i32.i32(i32 %8, i32 1)41 %17 = icmp ne i32 %16, 042 br i1 %17, label %vector.body, label %middle.block43 44 middle.block: ; preds = %vector.body45 %vec.phi.lcssa = phi <8 x i16> [ %vec.phi, %vector.body ]46 %.lcssa = phi <8 x i16> [ %15, %vector.body ]47 %18 = call <8 x i1> @llvm.arm.mve.vctp16(i32 %7)48 %19 = select <8 x i1> %18, <8 x i16> %.lcssa, <8 x i16> %vec.phi.lcssa49 %20 = call i16 @llvm.vector.reduce.add.v8i16(<8 x i16> %19)50 br label %for.cond.cleanup51 52 for.cond.cleanup: ; preds = %middle.block, %entry53 %a.0.lcssa = phi i16 [ 32767, %entry ], [ %20, %middle.block ]54 ret i16 %a.0.lcssa55 }56 declare <8 x i8> @llvm.masked.load.v8i8.p0(ptr, i32 immarg, <8 x i1>, <8 x i8>)57 declare i16 @llvm.vector.reduce.add.v8i16(<8 x i16>)58 declare i32 @llvm.start.loop.iterations.i32(i32)59 declare i32 @llvm.loop.decrement.reg.i32.i32.i32(i32, i32)60 declare <8 x i1> @llvm.arm.mve.vctp16(i32)61 62...63---64name: wrong_liveout_shift65alignment: 1666exposesReturnsTwice: false67legalized: false68regBankSelected: false69selected: false70failedISel: false71tracksRegLiveness: true72hasWinCFI: false73registers: []74liveins:75 - { reg: '$r0', virtual-reg: '' }76 - { reg: '$r1', virtual-reg: '' }77 - { reg: '$r2', virtual-reg: '' }78frameInfo:79 isFrameAddressTaken: false80 isReturnAddressTaken: false81 hasStackMap: false82 hasPatchPoint: false83 stackSize: 884 offsetAdjustment: 085 maxAlignment: 486 adjustsStack: false87 hasCalls: false88 stackProtector: ''89 maxCallFrameSize: 090 cvBytesOfCalleeSavedRegisters: 091 hasOpaqueSPAdjustment: false92 hasVAStart: false93 hasMustTailInVarArgFunc: false94 localFrameSize: 095 savePoint: []96 restorePoint: []97fixedStack: []98stack:99 - { id: 0, name: '', type: spill-slot, offset: -4, size: 4, alignment: 4,100 stack-id: default, callee-saved-register: '$lr', callee-saved-restored: true,101 debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }102 - { id: 1, name: '', type: spill-slot, offset: -8, size: 4, alignment: 4,103 stack-id: default, callee-saved-register: '$r7', callee-saved-restored: true,104 debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }105callSites: []106constants:107 - id: 0108 value: '<8 x i16> <i16 32767, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0>'109 alignment: 16110 isTargetSpecific: false111machineFunctionInfo: {}112body: |113 ; CHECK-LABEL: name: wrong_liveout_shift114 ; CHECK: bb.0.entry:115 ; CHECK-NEXT: successors: %bb.1(0x80000000)116 ; CHECK-NEXT: liveins: $lr, $r0, $r1, $r2, $r7117 ; CHECK-NEXT: {{ $}}118 ; CHECK-NEXT: tCMPi8 renamable $r2, 0, 14 /* CC::al */, $noreg, implicit-def $cpsr119 ; CHECK-NEXT: t2IT 0, 2, implicit-def $itstate120 ; CHECK-NEXT: renamable $r0 = t2MOVi16 32767, 0 /* CC::eq */, $cpsr, implicit killed $r0, implicit $itstate121 ; CHECK-NEXT: renamable $r0 = tSXTH killed renamable $r0, 0 /* CC::eq */, $cpsr, implicit killed $r0, implicit $itstate122 ; CHECK-NEXT: tBX_RET 0 /* CC::eq */, killed $cpsr, implicit $r0, implicit killed $itstate123 ; CHECK-NEXT: {{ $}}124 ; CHECK-NEXT: bb.1.vector.ph:125 ; CHECK-NEXT: successors: %bb.2(0x80000000)126 ; CHECK-NEXT: liveins: $lr, $r0, $r1, $r2127 ; CHECK-NEXT: {{ $}}128 ; CHECK-NEXT: frame-setup tPUSH 14 /* CC::al */, $noreg, killed $lr, implicit-def $sp, implicit $sp129 ; CHECK-NEXT: frame-setup CFI_INSTRUCTION def_cfa_offset 8130 ; CHECK-NEXT: frame-setup CFI_INSTRUCTION offset $lr, -4131 ; CHECK-NEXT: frame-setup CFI_INSTRUCTION offset $r7, -8132 ; CHECK-NEXT: dead $r7 = frame-setup tMOVr $sp, 14 /* CC::al */, $noreg133 ; CHECK-NEXT: frame-setup CFI_INSTRUCTION def_cfa_register $r7134 ; CHECK-NEXT: renamable $r3, dead $cpsr = tADDi3 renamable $r2, 7, 14 /* CC::al */, $noreg135 ; CHECK-NEXT: renamable $r3 = t2BICri killed renamable $r3, 7, 14 /* CC::al */, $noreg, $noreg136 ; CHECK-NEXT: renamable $r12 = t2SUBri killed renamable $r3, 8, 14 /* CC::al */, $noreg, $noreg137 ; CHECK-NEXT: renamable $r3, dead $cpsr = tMOVi8 1, 14 /* CC::al */, $noreg138 ; CHECK-NEXT: renamable $lr = nuw nsw t2ADDrs killed renamable $r3, renamable $r12, 27, 14 /* CC::al */, $noreg, $noreg139 ; CHECK-NEXT: renamable $r3 = tLEApcrel %const.0, 14 /* CC::al */, $noreg140 ; CHECK-NEXT: renamable $r12 = t2LSRri killed renamable $r12, 3, 14 /* CC::al */, $noreg, $noreg141 ; CHECK-NEXT: renamable $q0 = MVE_VLDRWU32 killed renamable $r3, 0, 0, $noreg, $noreg :: (load (s128) from constant-pool)142 ; CHECK-NEXT: renamable $r3 = t2SUBrs renamable $r2, killed renamable $r12, 26, 14 /* CC::al */, $noreg, $noreg143 ; CHECK-NEXT: {{ $}}144 ; CHECK-NEXT: bb.2.vector.body:145 ; CHECK-NEXT: successors: %bb.2(0x7c000000), %bb.3(0x04000000)146 ; CHECK-NEXT: liveins: $lr, $q0, $r0, $r1, $r2, $r3147 ; CHECK-NEXT: {{ $}}148 ; CHECK-NEXT: renamable $vpr = MVE_VCTP16 renamable $r2, 0, $noreg, $noreg149 ; CHECK-NEXT: $q1 = MVE_VORR killed $q0, killed $q0, 0, $noreg, $noreg, undef $q1150 ; CHECK-NEXT: MVE_VPST 4, implicit $vpr151 ; CHECK-NEXT: renamable $r0, renamable $q0 = MVE_VLDRBU16_post killed renamable $r0, 8, 1, renamable $vpr, $noreg :: (load (s64) from %ir.lsr.iv19, align 1)152 ; CHECK-NEXT: renamable $r1, renamable $q2 = MVE_VLDRBU16_post killed renamable $r1, 8, 1, killed renamable $vpr, $noreg :: (load (s64) from %ir.lsr.iv2022, align 1)153 ; CHECK-NEXT: renamable $r2, dead $cpsr = tSUBi8 killed renamable $r2, 8, 14 /* CC::al */, $noreg154 ; CHECK-NEXT: renamable $q0 = nuw MVE_VMULi16 killed renamable $q2, killed renamable $q0, 0, $noreg, $noreg, undef renamable $q0155 ; CHECK-NEXT: renamable $q0 = MVE_VSUBi16 renamable $q1, killed renamable $q0, 0, $noreg, $noreg, undef renamable $q0156 ; CHECK-NEXT: $lr = t2LEUpdate killed renamable $lr, %bb.2157 ; CHECK-NEXT: {{ $}}158 ; CHECK-NEXT: bb.3.middle.block:159 ; CHECK-NEXT: liveins: $q0, $q1, $r3160 ; CHECK-NEXT: {{ $}}161 ; CHECK-NEXT: renamable $vpr = MVE_VCTP16 killed renamable $r3, 0, $noreg, $noreg162 ; CHECK-NEXT: renamable $q0 = MVE_VPSEL killed renamable $q0, killed renamable $q1, 0, killed renamable $vpr, $noreg163 ; CHECK-NEXT: renamable $r0 = MVE_VADDVu16no_acc killed renamable $q0, 0, $noreg, $noreg164 ; CHECK-NEXT: $sp = t2LDMIA_UPD $sp, 14 /* CC::al */, $noreg, def $r7, def $lr165 ; CHECK-NEXT: renamable $r0 = tSXTH killed renamable $r0, 14 /* CC::al */, $noreg166 ; CHECK-NEXT: tBX_RET 14 /* CC::al */, $noreg, implicit killed $r0167 ; CHECK-NEXT: {{ $}}168 ; CHECK-NEXT: bb.4 (align 16):169 ; CHECK-NEXT: CONSTPOOL_ENTRY 0, %const.0, 16170 bb.0.entry:171 successors: %bb.1(0x80000000)172 liveins: $r0, $r1, $r2, $lr173 174 tCMPi8 renamable $r2, 0, 14, $noreg, implicit-def $cpsr175 t2IT 0, 2, implicit-def $itstate176 renamable $r0 = t2MOVi16 32767, 0, $cpsr, implicit killed $r0, implicit $itstate177 renamable $r0 = tSXTH killed renamable $r0, 0, $cpsr, implicit killed $r0, implicit $itstate178 tBX_RET 0, killed $cpsr, implicit $r0, implicit killed $itstate179 180 bb.1.vector.ph:181 successors: %bb.2(0x80000000)182 liveins: $r0, $r1, $r2, $lr183 184 frame-setup tPUSH 14, $noreg, killed $lr, implicit-def $sp, implicit $sp185 frame-setup CFI_INSTRUCTION def_cfa_offset 8186 frame-setup CFI_INSTRUCTION offset $lr, -4187 frame-setup CFI_INSTRUCTION offset $r7, -8188 $r7 = frame-setup tMOVr $sp, 14, $noreg189 frame-setup CFI_INSTRUCTION def_cfa_register $r7190 renamable $r3, dead $cpsr = tADDi3 renamable $r2, 7, 14, $noreg191 renamable $r3 = t2BICri killed renamable $r3, 7, 14, $noreg, $noreg192 renamable $r12 = t2SUBri killed renamable $r3, 8, 14, $noreg, $noreg193 renamable $r3, dead $cpsr = tMOVi8 1, 14, $noreg194 renamable $lr = nuw nsw t2ADDrs killed renamable $r3, renamable $r12, 27, 14, $noreg, $noreg195 renamable $r3 = tLEApcrel %const.0, 14, $noreg196 renamable $r12 = t2LSRri killed renamable $r12, 3, 14, $noreg, $noreg197 renamable $q0 = MVE_VLDRWU32 killed renamable $r3, 0, 0, $noreg, $noreg :: (load (s128) from constant-pool)198 renamable $r3 = t2SUBrs renamable $r2, killed renamable $r12, 26, 14, $noreg, $noreg199 $lr = t2DoLoopStart renamable $lr200 201 bb.2.vector.body:202 successors: %bb.2(0x7c000000), %bb.3(0x04000000)203 liveins: $lr, $q0, $r0, $r1, $r2, $r3204 205 renamable $vpr = MVE_VCTP16 renamable $r2, 0, $noreg, $noreg206 $q1 = MVE_VORR killed $q0, $q0, 0, $noreg, $noreg, undef $q1207 MVE_VPST 4, implicit $vpr208 renamable $r0, renamable $q0 = MVE_VLDRBU16_post killed renamable $r0, 8, 1, renamable $vpr, $noreg :: (load (s64) from %ir.lsr.iv19, align 1)209 renamable $r1, renamable $q2 = MVE_VLDRBU16_post killed renamable $r1, 8, 1, killed renamable $vpr, $noreg :: (load (s64) from %ir.lsr.iv2022, align 1)210 renamable $r2, dead $cpsr = tSUBi8 killed renamable $r2, 8, 14, $noreg211 renamable $q0 = nuw MVE_VMULi16 killed renamable $q2, killed renamable $q0, 0, $noreg, $noreg, undef renamable $q0212 renamable $lr = t2LoopDec killed renamable $lr, 1213 renamable $q0 = MVE_VSUBi16 renamable $q1, killed renamable $q0, 0, $noreg, $noreg, undef renamable $q0214 t2LoopEnd renamable $lr, %bb.2, implicit-def dead $cpsr215 tB %bb.3, 14, $noreg216 217 bb.3.middle.block:218 liveins: $q0, $q1, $r3219 220 renamable $vpr = MVE_VCTP16 killed renamable $r3, 0, $noreg, $noreg221 renamable $q0 = MVE_VPSEL killed renamable $q0, killed renamable $q1, 0, killed renamable $vpr, $noreg222 renamable $r0 = MVE_VADDVu16no_acc killed renamable $q0, 0, $noreg, $noreg223 $sp = t2LDMIA_UPD $sp, 14, $noreg, def $r7, def $lr224 renamable $r0 = tSXTH killed renamable $r0, 14, $noreg225 tBX_RET 14, $noreg, implicit killed $r0226 227 bb.4 (align 16):228 CONSTPOOL_ENTRY 0, %const.0, 16229 230...231