119 lines · plain
1; RUN: llc < %s -mtriple=thumbv7-apple-darwin -mcpu=cortex-a8 -relocation-model=dynamic-no-pic -frame-pointer=none | FileCheck %s2; RUN: llc < %s -mtriple=thumbv7-apple-darwin -mcpu=cortex-a8 -relocation-model=pic -frame-pointer=none | FileCheck %s --check-prefix=PIC3; rdar://73535414; rdar://73543765 6@GV = external global i32 ; <ptr> [#uses=2]7 8define void @t1(ptr nocapture %vals, i32 %c) nounwind {9entry:10; CHECK-LABEL: t1:11; CHECK: bxeq lr12 13 %0 = icmp eq i32 %c, 0 ; <i1> [#uses=1]14 br i1 %0, label %return, label %bb.nph15 16bb.nph: ; preds = %entry17; CHECK: movw r[[R2:[0-9]+]], :lower16:L_GV$non_lazy_ptr18; CHECK: movt r[[R2]], :upper16:L_GV$non_lazy_ptr19; CHECK: ldr{{(.w)?}} r[[R2b:[0-9]+]], [r[[R2]]20; CHECK: ldr{{.*}}, [r[[R2b]]21; CHECK: LBB0_22; CHECK-NOT: LCPI0_0:23 24; PIC: movw r[[R2:[0-9]+]], :lower16:(L_GV$non_lazy_ptr-(LPC0_0+4))25; PIC: movt r[[R2]], :upper16:(L_GV$non_lazy_ptr-(LPC0_0+4))26; PIC: add r[[R2]], pc27; PIC: ldr{{(.w)?}} r[[R2b:[0-9]+]], [r[[R2]]28; PIC: ldr{{.*}}, [r[[R2b]]29; PIC: LBB0_30; PIC-NOT: LCPI0_0:31; PIC: .section32 %.pre = load i32, ptr @GV, align 4 ; <i32> [#uses=1]33 br label %bb34 35bb: ; preds = %bb, %bb.nph36 %1 = phi i32 [ %.pre, %bb.nph ], [ %3, %bb ] ; <i32> [#uses=1]37 %i.03 = phi i32 [ 0, %bb.nph ], [ %4, %bb ] ; <i32> [#uses=2]38 %scevgep = getelementptr i32, ptr %vals, i32 %i.03 ; <ptr> [#uses=1]39 %2 = load i32, ptr %scevgep, align 4 ; <i32> [#uses=1]40 %3 = add nsw i32 %1, %2 ; <i32> [#uses=2]41 store i32 %3, ptr @GV, align 442 %4 = add i32 %i.03, 1 ; <i32> [#uses=2]43 %exitcond = icmp eq i32 %4, %c ; <i1> [#uses=1]44 br i1 %exitcond, label %return, label %bb45 46return: ; preds = %bb, %entry47 ret void48}49 50; rdar://800113651define void @t2(ptr %ptr1, ptr %ptr2) nounwind {52entry:53; CHECK-LABEL: t2:54; CHECK: vmov.f32 q{{.*}}, #1.000000e+0055 br i1 undef, label %bb1, label %bb256 57bb1:58; CHECK: %bb159 %indvar = phi i32 [ %indvar.next, %bb1 ], [ 0, %entry ]60 %tmp1 = shl i32 %indvar, 261 %gep1 = getelementptr i8, ptr %ptr1, i32 %tmp162 %tmp2 = call <4 x float> @llvm.arm.neon.vld1.v4f32.p0(ptr %gep1, i32 1)63 %tmp3 = call <4 x float> @llvm.arm.neon.vmaxs.v4f32(<4 x float> <float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float 1.000000e+00>, <4 x float> %tmp2)64 %gep2 = getelementptr i8, ptr %ptr2, i32 %tmp165 call void @llvm.arm.neon.vst1.p0.v4f32(ptr %gep2, <4 x float> %tmp3, i32 1)66 %indvar.next = add i32 %indvar, 167 %cond = icmp eq i32 %indvar.next, 1068 br i1 %cond, label %bb2, label %bb169 70bb2:71 ret void72}73 74; CHECK-NOT: LCPI1_0:75 76declare <4 x float> @llvm.arm.neon.vld1.v4f32.p0(ptr, i32) nounwind readonly77 78declare void @llvm.arm.neon.vst1.p0.v4f32(ptr, <4 x float>, i32) nounwind79 80declare <4 x float> @llvm.arm.neon.vmaxs.v4f32(<4 x float>, <4 x float>) nounwind readnone81 82; rdar://824136883; isel should not fold immediate into eor's which would have prevented LICM.84define zeroext i16 @t3(i8 zeroext %data, i16 zeroext %crc) nounwind readnone {85; CHECK-LABEL: t3:86bb.nph:87; CHECK: bb.nph88; CHECK: movw {{(r[0-9]+)|(lr)}}, #3276889; CHECK: movs {{(r[0-9]+)|(lr)}}, #090; CHECK: movw [[REGISTER:(r[0-9]+)|(lr)]], #1638691; CHECK: movt {{(r[0-9]+)|(lr)}}, #6553592 br label %bb93 94bb: ; preds = %bb, %bb.nph95; CHECK: bb96; CHECK: eor.w97; CHECK: eorne.w {{(r[0-9])|(lr)}}, {{(r[0-9])|(lr)}}, [[REGISTER]]98; CHECK-NOT: eor99 %data_addr.013 = phi i8 [ %data, %bb.nph ], [ %8, %bb ] ; <i8> [#uses=2]100 %crc_addr.112 = phi i16 [ %crc, %bb.nph ], [ %crc_addr.2, %bb ] ; <i16> [#uses=3]101 %i.011 = phi i8 [ 0, %bb.nph ], [ %7, %bb ] ; <i8> [#uses=1]102 %0 = trunc i16 %crc_addr.112 to i8 ; <i8> [#uses=1]103 %1 = xor i8 %data_addr.013, %0 ; <i8> [#uses=1]104 %2 = and i8 %1, 1 ; <i8> [#uses=1]105 %3 = icmp eq i8 %2, 0 ; <i1> [#uses=2]106 %4 = xor i16 %crc_addr.112, 16386 ; <i16> [#uses=1]107 %crc_addr.0 = select i1 %3, i16 %crc_addr.112, i16 %4 ; <i16> [#uses=1]108 %5 = lshr i16 %crc_addr.0, 1 ; <i16> [#uses=2]109 %6 = or i16 %5, -32768 ; <i16> [#uses=1]110 %crc_addr.2 = select i1 %3, i16 %5, i16 %6 ; <i16> [#uses=2]111 %7 = add i8 %i.011, 1 ; <i8> [#uses=2]112 %8 = lshr i8 %data_addr.013, 1 ; <i8> [#uses=1]113 %exitcond = icmp eq i8 %7, 8 ; <i1> [#uses=1]114 br i1 %exitcond, label %bb8, label %bb115 116bb8: ; preds = %bb117 ret i16 %crc_addr.2118}119