brintos

brintos / llvm-project-archived public Read only

0
0
Text · 996 B · aa9e6f9 Raw
19 lines · plain
1; REQUIRES: asserts2; RUN: llc < %s -mtriple=ve -mattr=+vpu -o /dev/null -debug-only=selectiondag 2>&1 | FileCheck %s3 4;; Check that a vector register is not bitcasted or assigned to v512* type5;; like below.  Because, inline asm assigns registers by not a type but6;; register class.7;;8;;   t26: ch,glue = inlineasm t25, TargetExternalSymbol:i64'vld $0, $2, $1', MDNode:ch<null>, TargetConstant:i64<1>, TargetConstant:i32<589834>, Register:v512i32 %4, TargetConstant:i32<262153>, Register:i64 %5, TargetConstant:i32<262153>, Register:i64 %6, t25:19;;   t28: v512i32 = bitcast t2710 11define void @vldvst(ptr %p, i64 %i) nounwind {12; CHECK-NOT: v51213  %lvl = tail call i64 asm sideeffect "lea $0, 256", "=r"() nounwind14  tail call void asm sideeffect "lvl $0", "r"(i64 %lvl) nounwind15  %1 = tail call <256 x double> asm sideeffect "vld $0, $2, $1", "=v,r,r"(ptr %p, i64 %i) nounwind16  tail call void asm sideeffect "vst $0, $2, $1", "v,r,r"(<256 x double> %1, ptr %p, i64 %i) nounwind17  ret void18}19