97 lines · plain
1; RUN: llc < %s -mtriple=ve -mattr=+vpu | FileCheck %s2 3;;; Test vector sum intrinsic instructions4;;;5;;; Note:6;;; We test VSUM*vl and VSUM*vml instructions.7 8; Function Attrs: nounwind readnone9define fastcc <256 x double> @vsumwsx_vvl(<256 x double> %0) {10; CHECK-LABEL: vsumwsx_vvl:11; CHECK: # %bb.0:12; CHECK-NEXT: lea %s0, 25613; CHECK-NEXT: lvl %s014; CHECK-NEXT: vsum.w.sx %v0, %v015; CHECK-NEXT: b.l.t (, %s10)16 %2 = tail call fast <256 x double> @llvm.ve.vl.vsumwsx.vvl(<256 x double> %0, i32 256)17 ret <256 x double> %218}19 20; Function Attrs: nounwind readnone21declare <256 x double> @llvm.ve.vl.vsumwsx.vvl(<256 x double>, i32)22 23; Function Attrs: nounwind readnone24define fastcc <256 x double> @vsumwsx_vvml(<256 x double> %0, <256 x i1> %1) {25; CHECK-LABEL: vsumwsx_vvml:26; CHECK: # %bb.0:27; CHECK-NEXT: lea %s0, 25628; CHECK-NEXT: lvl %s029; CHECK-NEXT: vsum.w.sx %v0, %v0, %vm130; CHECK-NEXT: b.l.t (, %s10)31 %3 = tail call fast <256 x double> @llvm.ve.vl.vsumwsx.vvml(<256 x double> %0, <256 x i1> %1, i32 256)32 ret <256 x double> %333}34 35; Function Attrs: nounwind readnone36declare <256 x double> @llvm.ve.vl.vsumwsx.vvml(<256 x double>, <256 x i1>, i32)37 38; Function Attrs: nounwind readnone39define fastcc <256 x double> @vsumwzx_vvl(<256 x double> %0) {40; CHECK-LABEL: vsumwzx_vvl:41; CHECK: # %bb.0:42; CHECK-NEXT: lea %s0, 25643; CHECK-NEXT: lvl %s044; CHECK-NEXT: vsum.w.zx %v0, %v045; CHECK-NEXT: b.l.t (, %s10)46 %2 = tail call fast <256 x double> @llvm.ve.vl.vsumwzx.vvl(<256 x double> %0, i32 256)47 ret <256 x double> %248}49 50; Function Attrs: nounwind readnone51declare <256 x double> @llvm.ve.vl.vsumwzx.vvl(<256 x double>, i32)52 53; Function Attrs: nounwind readnone54define fastcc <256 x double> @vsumwzx_vvml(<256 x double> %0, <256 x i1> %1) {55; CHECK-LABEL: vsumwzx_vvml:56; CHECK: # %bb.0:57; CHECK-NEXT: lea %s0, 25658; CHECK-NEXT: lvl %s059; CHECK-NEXT: vsum.w.zx %v0, %v0, %vm160; CHECK-NEXT: b.l.t (, %s10)61 %3 = tail call fast <256 x double> @llvm.ve.vl.vsumwzx.vvml(<256 x double> %0, <256 x i1> %1, i32 256)62 ret <256 x double> %363}64 65; Function Attrs: nounwind readnone66declare <256 x double> @llvm.ve.vl.vsumwzx.vvml(<256 x double>, <256 x i1>, i32)67 68; Function Attrs: nounwind readnone69define fastcc <256 x double> @vsuml_vvl(<256 x double> %0) {70; CHECK-LABEL: vsuml_vvl:71; CHECK: # %bb.0:72; CHECK-NEXT: lea %s0, 25673; CHECK-NEXT: lvl %s074; CHECK-NEXT: vsum.l %v0, %v075; CHECK-NEXT: b.l.t (, %s10)76 %2 = tail call fast <256 x double> @llvm.ve.vl.vsuml.vvl(<256 x double> %0, i32 256)77 ret <256 x double> %278}79 80; Function Attrs: nounwind readnone81declare <256 x double> @llvm.ve.vl.vsuml.vvl(<256 x double>, i32)82 83; Function Attrs: nounwind readnone84define fastcc <256 x double> @vsuml_vvml(<256 x double> %0, <256 x i1> %1) {85; CHECK-LABEL: vsuml_vvml:86; CHECK: # %bb.0:87; CHECK-NEXT: lea %s0, 25688; CHECK-NEXT: lvl %s089; CHECK-NEXT: vsum.l %v0, %v0, %vm190; CHECK-NEXT: b.l.t (, %s10)91 %3 = tail call fast <256 x double> @llvm.ve.vl.vsuml.vvml(<256 x double> %0, <256 x i1> %1, i32 256)92 ret <256 x double> %393}94 95; Function Attrs: nounwind readnone96declare <256 x double> @llvm.ve.vl.vsuml.vvml(<256 x double>, <256 x i1>, i32)97