100 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc < %s -mtriple=ve-unknown-unknown -mattr=+vpu | FileCheck %s3 4declare <256 x double> @llvm.masked.gather.v256f64.v256p0(<256 x ptr> %0, i32 immarg %1, <256 x i1> %2, <256 x double> %3) #05 6; Function Attrs: nounwind7define fastcc <256 x double> @vec_mgather_v256f64(<256 x ptr> %P, <256 x i1> %M) {8; CHECK-LABEL: vec_mgather_v256f64:9; CHECK: # %bb.0:10; CHECK-NEXT: lea %s0, 25611; CHECK-NEXT: lvl %s012; CHECK-NEXT: vgt %v0, %v0, 0, 013; CHECK-NEXT: b.l.t (, %s10)14 %r = call <256 x double> @llvm.masked.gather.v256f64.v256p0(<256 x ptr> %P, i32 4, <256 x i1> %M, <256 x double> undef)15 ret <256 x double> %r16}17 18; Function Attrs: nounwind19define fastcc <256 x double> @vec_mgather_pt_v256f64(<256 x ptr> %P, <256 x double> %PT, <256 x i1> %M) {20; CHECK-LABEL: vec_mgather_pt_v256f64:21; CHECK: # %bb.0:22; CHECK-NEXT: lea %s0, 25623; CHECK-NEXT: lvl %s024; CHECK-NEXT: vgt %v2, %v0, 0, 025; CHECK-NEXT: lea %s16, 25626; CHECK-NEXT: lvl %s1627; CHECK-NEXT: vor %v0, (0)1, %v128; CHECK-NEXT: lvl %s029; CHECK-NEXT: vmrg %v0, %v1, %v2, %vm030; CHECK-NEXT: b.l.t (, %s10)31 %r = call <256 x double> @llvm.masked.gather.v256f64.v256p0(<256 x ptr> %P, i32 4, <256 x i1> %M, <256 x double> %PT)32 ret <256 x double> %r33}34 35 36declare <256 x float> @llvm.masked.gather.v256f32.v256p0(<256 x ptr> %0, i32 immarg %1, <256 x i1> %2, <256 x float> %3) #037 38; Function Attrs: nounwind39define fastcc <256 x float> @vec_mgather_v256f32(<256 x ptr> %P, <256 x i1> %M) {40; CHECK-LABEL: vec_mgather_v256f32:41; CHECK: # %bb.0:42; CHECK-NEXT: lea %s0, 25643; CHECK-NEXT: lvl %s044; CHECK-NEXT: vgtu %v0, %v0, 0, 045; CHECK-NEXT: b.l.t (, %s10)46 %r = call <256 x float> @llvm.masked.gather.v256f32.v256p0(<256 x ptr> %P, i32 4, <256 x i1> %M, <256 x float> undef)47 ret <256 x float> %r48}49 50; Function Attrs: nounwind51define fastcc <256 x float> @vec_mgather_pt_v256f32(<256 x ptr> %P, <256 x float> %PT, <256 x i1> %M) {52; CHECK-LABEL: vec_mgather_pt_v256f32:53; CHECK: # %bb.0:54; CHECK-NEXT: lea %s0, 25655; CHECK-NEXT: lvl %s056; CHECK-NEXT: vgtu %v2, %v0, 0, 057; CHECK-NEXT: lea %s16, 25658; CHECK-NEXT: lvl %s1659; CHECK-NEXT: vor %v0, (0)1, %v160; CHECK-NEXT: lvl %s061; CHECK-NEXT: vmrg %v0, %v1, %v2, %vm062; CHECK-NEXT: b.l.t (, %s10)63 %r = call <256 x float> @llvm.masked.gather.v256f32.v256p0(<256 x ptr> %P, i32 4, <256 x i1> %M, <256 x float> %PT)64 ret <256 x float> %r65}66 67 68declare <256 x i32> @llvm.masked.gather.v256i32.v256p0(<256 x ptr> %0, i32 immarg %1, <256 x i1> %2, <256 x i32> %3) #069 70; Function Attrs: nounwind71define fastcc <256 x i32> @vec_mgather_v256i32(<256 x ptr> %P, <256 x i1> %M) {72; CHECK-LABEL: vec_mgather_v256i32:73; CHECK: # %bb.0:74; CHECK-NEXT: lea %s0, 25675; CHECK-NEXT: lvl %s076; CHECK-NEXT: vgtl.zx %v0, %v0, 0, 077; CHECK-NEXT: b.l.t (, %s10)78 %r = call <256 x i32> @llvm.masked.gather.v256i32.v256p0(<256 x ptr> %P, i32 4, <256 x i1> %M, <256 x i32> undef)79 ret <256 x i32> %r80}81 82; Function Attrs: nounwind83define fastcc <256 x i32> @vec_mgather_pt_v256i32(<256 x ptr> %P, <256 x i32> %PT, <256 x i1> %M) {84; CHECK-LABEL: vec_mgather_pt_v256i32:85; CHECK: # %bb.0:86; CHECK-NEXT: lea %s0, 25687; CHECK-NEXT: lvl %s088; CHECK-NEXT: vgtl.zx %v2, %v0, 0, 089; CHECK-NEXT: lea %s16, 25690; CHECK-NEXT: lvl %s1691; CHECK-NEXT: vor %v0, (0)1, %v192; CHECK-NEXT: lvl %s093; CHECK-NEXT: vmrg %v0, %v1, %v2, %vm094; CHECK-NEXT: b.l.t (, %s10)95 %r = call <256 x i32> @llvm.masked.gather.v256i32.v256p0(<256 x ptr> %P, i32 4, <256 x i1> %M, <256 x i32> %PT)96 ret <256 x i32> %r97}98 99attributes #0 = { argmemonly nounwind readonly willreturn }100