61 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc < %s -mtriple=ve-unknown-unknown -mattr=+vpu | FileCheck %s3 4declare void @llvm.masked.scatter.v256i64.v256p0(<256 x i64>, <256 x ptr>, i32 immarg, <256 x i1>) #05 6; Function Attrs: nounwind7define fastcc void @vec_mscatter_v256i64(<256 x i64> %V, <256 x ptr> %P, <256 x i1> %M) {8; CHECK-LABEL: vec_mscatter_v256i64:9; CHECK: # %bb.0:10; CHECK-NEXT: lea %s0, 25611; CHECK-NEXT: lvl %s012; CHECK-NEXT: vsc %v0, %v1, 0, 013; CHECK-NEXT: b.l.t (, %s10)14 call void @llvm.masked.scatter.v256i64.v256p0(<256 x i64> %V, <256 x ptr> %P, i32 4, <256 x i1> %M)15 ret void16}17 18declare void @llvm.masked.scatter.v256f64.v256p0(<256 x double>, <256 x ptr>, i32 immarg, <256 x i1>) #019 20; Function Attrs: nounwind21define fastcc void @vec_mscatter_v256f64(<256 x double> %V, <256 x ptr> %P, <256 x i1> %M) {22; CHECK-LABEL: vec_mscatter_v256f64:23; CHECK: # %bb.0:24; CHECK-NEXT: lea %s0, 25625; CHECK-NEXT: lvl %s026; CHECK-NEXT: vsc %v0, %v1, 0, 027; CHECK-NEXT: b.l.t (, %s10)28 call void @llvm.masked.scatter.v256f64.v256p0(<256 x double> %V, <256 x ptr> %P, i32 4, <256 x i1> %M)29 ret void30}31 32declare void @llvm.masked.scatter.v256f32.v256p0(<256 x float>, <256 x ptr>, i32 immarg, <256 x i1>) #033 34; Function Attrs: nounwind35define fastcc void @vec_mscatter_v256f32(<256 x float> %V, <256 x ptr> %P, <256 x i1> %M) {36; CHECK-LABEL: vec_mscatter_v256f32:37; CHECK: # %bb.0:38; CHECK-NEXT: lea %s0, 25639; CHECK-NEXT: lvl %s040; CHECK-NEXT: vscu %v0, %v1, 0, 041; CHECK-NEXT: b.l.t (, %s10)42 call void @llvm.masked.scatter.v256f32.v256p0(<256 x float> %V, <256 x ptr> %P, i32 4, <256 x i1> %M)43 ret void44}45 46declare void @llvm.masked.scatter.v256i32.v256p0(<256 x i32>, <256 x ptr>, i32 immarg, <256 x i1>) #047 48; Function Attrs: nounwind49define fastcc void @vec_mscatter_v256i32(<256 x i32> %V, <256 x ptr> %P, <256 x i1> %M) {50; CHECK-LABEL: vec_mscatter_v256i32:51; CHECK: # %bb.0:52; CHECK-NEXT: lea %s0, 25653; CHECK-NEXT: lvl %s054; CHECK-NEXT: vscl %v0, %v1, 0, 055; CHECK-NEXT: b.l.t (, %s10)56 call void @llvm.masked.scatter.v256i32.v256p0(<256 x i32> %V, <256 x ptr> %P, i32 4, <256 x i1> %M)57 ret void58}59 60attributes #0 = { argmemonly nounwind readonly willreturn }61