88 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 52 3; RUN: llc < %s -verify-machineinstrs -mattr=+simd128 | FileCheck %s4 5target triple = "wasm32-unknown-unknown"6 7declare <8 x i32> @llvm.smin.v8i32(<8 x i32>, <8 x i32>) #28declare <8 x i32> @llvm.smax.v8i32(<8 x i32>, <8 x i32>) #29 10define <16 x i8> @i16_signed(<8 x i16> %a, <8 x i16> %b) {11; CHECK-LABEL: i16_signed:12; CHECK: .functype i16_signed (v128, v128) -> (v128)13; CHECK-NEXT: # %bb.0: # %bb214; CHECK-NEXT: local.get 015; CHECK-NEXT: local.get 116; CHECK-NEXT: i8x16.narrow_i16x8_s17; CHECK-NEXT: # fallthrough-return18bb2:19 %0 = shufflevector <8 x i16> %a, <8 x i16> %b, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>20 %1 = tail call <16 x i16> @llvm.smax.v16i16(<16 x i16> %0, <16 x i16> splat (i16 -128))21 %2 = tail call <16 x i16> @llvm.smin.v16i16(<16 x i16> %1, <16 x i16> splat (i16 127))22 %3 = trunc nsw <16 x i16> %2 to <16 x i8>23 ret <16 x i8> %324 ret <16 x i8> %325}26 27define <8 x i16> @i32_signed(<4 x i32> %a, <4 x i32> %b) {28; CHECK-LABEL: i32_signed:29; CHECK: .functype i32_signed (v128, v128) -> (v128)30; CHECK-NEXT: # %bb.0: # %bb231; CHECK-NEXT: local.get 032; CHECK-NEXT: local.get 133; CHECK-NEXT: i16x8.narrow_i32x4_s34; CHECK-NEXT: # fallthrough-return35bb2:36 %0 = shufflevector <4 x i32> %a, <4 x i32> %b, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>37 %1 = tail call <8 x i32> @llvm.smax.v8i32(<8 x i32> %0, <8 x i32> splat (i32 -32768))38 %2 = tail call <8 x i32> @llvm.smin.v8i32(<8 x i32> %1, <8 x i32> splat (i32 32767))39 %3 = trunc nsw <8 x i32> %2 to <8 x i16>40 ret <8 x i16> %341}42 43define <8 x i16> @i32_signed_flipped(<4 x i32> %a, <4 x i32> %b) {44; CHECK-LABEL: i32_signed_flipped:45; CHECK: .functype i32_signed_flipped (v128, v128) -> (v128)46; CHECK-NEXT: # %bb.0: # %bb247; CHECK-NEXT: local.get 048; CHECK-NEXT: local.get 149; CHECK-NEXT: i16x8.narrow_i32x4_s50; CHECK-NEXT: # fallthrough-return51bb2:52 %0 = shufflevector <4 x i32> %a, <4 x i32> %b, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>53 %1 = tail call <8 x i32> @llvm.smin.v8i32(<8 x i32> splat (i32 32767), <8 x i32> %0)54 %2 = tail call <8 x i32> @llvm.smax.v8i32(<8 x i32> splat (i32 -32768), <8 x i32> %1)55 %3 = trunc nsw <8 x i32> %2 to <8 x i16>56 ret <8 x i16> %357}58 59define <16 x i8> @i16_unsigned(<8 x i16> %a, <8 x i16> %b) {60; CHECK-LABEL: i16_unsigned:61; CHECK: .functype i16_unsigned (v128, v128) -> (v128)62; CHECK-NEXT: # %bb.0: # %bb263; CHECK-NEXT: local.get 064; CHECK-NEXT: local.get 165; CHECK-NEXT: i8x16.narrow_i16x8_u66; CHECK-NEXT: # fallthrough-return67bb2:68 %0 = shufflevector <8 x i16> %a, <8 x i16> %b, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>69 %1 = tail call <16 x i16> @llvm.umin.v16i16(<16 x i16> %0, <16 x i16> splat (i16 255))70 %2 = trunc nuw <16 x i16> %1 to <16 x i8>71 ret <16 x i8> %272}73 74define <8 x i16> @i32_unsigned(<4 x i32> %a, <4 x i32> %b) {75; CHECK-LABEL: i32_unsigned:76; CHECK: .functype i32_unsigned (v128, v128) -> (v128)77; CHECK-NEXT: # %bb.0: # %bb278; CHECK-NEXT: local.get 079; CHECK-NEXT: local.get 180; CHECK-NEXT: i16x8.narrow_i32x4_u81; CHECK-NEXT: # fallthrough-return82bb2:83 %0 = shufflevector <4 x i32> %a, <4 x i32> %b, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>84 %1 = tail call <8 x i32> @llvm.umin.v8i32(<8 x i32> %0, <8 x i32> splat (i32 65535))85 %2 = trunc nsw <8 x i32> %1 to <8 x i16>86 ret <8 x i16> %287}88