92 lines · plain
1; RUN: llc < %s -mtriple=x86_64-apple-darwin102 3; rdar://72477454 5%struct._lck_mtx_ = type { %union.anon }6%struct._lck_rw_t_internal_ = type <{ i16, i8, i8, i32, i32, i32 }>7%struct.anon = type { i64, i64, [2 x i8], i8, i8, i32 }8%struct.memory_object = type { i32, i32, ptr }9%struct.memory_object_control = type { i32, i32, ptr }10%struct.memory_object_pager_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }11%struct.queue_entry = type { ptr, ptr }12%struct.upl = type { %struct._lck_mtx_, i32, i32, ptr, i64, i32, i64, ptr, i32, ptr }13%struct.upl_page_info = type <{ i32, i8, [3 x i8] }>14%struct.vm_object = type { %struct.queue_entry, %struct._lck_rw_t_internal_, i64, ptr, i32, i32, i32, i32, ptr, ptr, i64, ptr, i64, ptr, i32, i16, i16, [2 x i8], i8, i8, %struct.queue_entry, %struct.queue_entry, i64, i32, i32, i32, ptr, i64, i8, i8, [2 x i8], %struct.queue_entry }15%struct.vm_page = type { %struct.queue_entry, %struct.queue_entry, ptr, ptr, i64, [2 x i8], i8, i8, i32, i8, i8, i8, i8, i32 }16%union.anon = type { %struct.anon }17 18declare i64 @OSAddAtomic64(i64, ptr) noredzone noimplicitfloat19 20define i32 @upl_commit_range(ptr %upl, i32 %offset, i32 %size, i32 %flags, ptr %page_list, i32 %count, ptr nocapture %empty) nounwind noredzone noimplicitfloat {21entry:22 br i1 undef, label %if.then, label %if.end23 24if.end: ; preds = %entry25 br i1 undef, label %if.end143, label %if.then13626 27if.then136: ; preds = %if.end28 unreachable29 30if.end143: ; preds = %if.end31 br i1 undef, label %if.else155, label %if.then15332 33if.then153: ; preds = %if.end14334 br label %while.cond35 36if.else155: ; preds = %if.end14337 unreachable38 39while.cond: ; preds = %if.end1039, %if.then15340 br i1 undef, label %if.then1138, label %while.body41 42while.body: ; preds = %while.cond43 br i1 undef, label %if.end260, label %if.then21744 45if.then217: ; preds = %while.body46 br i1 undef, label %if.end260, label %if.then23047 48if.then230: ; preds = %if.then21749 br i1 undef, label %if.then246, label %if.end26050 51if.then246: ; preds = %if.then23052 br label %if.end26053 54if.end260: ; preds = %if.then246, %if.then230, %if.then217, %while.body55 br i1 undef, label %if.end296, label %if.then26656 57if.then266: ; preds = %if.end26058 unreachable59 60if.end296: ; preds = %if.end26061 br i1 undef, label %if.end1039, label %if.end30662 63if.end306: ; preds = %if.end29664 br i1 undef, label %if.end796, label %if.then61665 66if.then616: ; preds = %if.end30667 br i1 undef, label %commit_next_page, label %do.body71668 69do.body716: ; preds = %if.then61670 %call721 = call i64 @OSAddAtomic64(i64 1, ptr undef) nounwind noredzone noimplicitfloat ; <i64> [#uses=0]71 call void asm sideeffect "movq\090x0($0),%rdi\0A\09movq\090x8($0),%rsi\0A\09.section __DATA, __data\0A\09.globl __dtrace_probeDOLLAR${:uid}4794___vminfo____pgrec\0A\09__dtrace_probeDOLLAR${:uid}4794___vminfo____pgrec:.quad 1f\0A\09.text\0A\091:nop\0A\09nop\0A\09nop\0A\09", "r,~{memory},~{di},~{si},~{dirflag},~{fpsr},~{flags}"(ptr undef) nounwind72 br label %commit_next_page73 74if.end796: ; preds = %if.end30675 unreachable76 77commit_next_page: ; preds = %do.body716, %if.then61678 br i1 undef, label %if.end1039, label %if.then103479 80if.then1034: ; preds = %commit_next_page81 br label %if.end103982 83if.end1039: ; preds = %if.then1034, %commit_next_page, %if.end29684 br label %while.cond85 86if.then1138: ; preds = %while.cond87 unreachable88 89if.then: ; preds = %entry90 ret i32 491}92