59 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+amx-int8 -mattr=+avx512f -verify-machineinstrs | FileCheck %s3 4define dso_local void @test_chain(ptr %A_mem, ptr %B_mem, ptr %C_mem) {5; CHECK-LABEL: test_chain:6; CHECK: # %bb.0: # %entry7; CHECK-NEXT: vxorps %xmm0, %xmm0, %xmm08; CHECK-NEXT: vmovups %zmm0, -{{[0-9]+}}(%rsp)9; CHECK-NEXT: movb $1, -{{[0-9]+}}(%rsp)10; CHECK-NEXT: movb $16, -{{[0-9]+}}(%rsp)11; CHECK-NEXT: movw $64, -{{[0-9]+}}(%rsp)12; CHECK-NEXT: movb $16, -{{[0-9]+}}(%rsp)13; CHECK-NEXT: movw $64, -{{[0-9]+}}(%rsp)14; CHECK-NEXT: movb $16, -{{[0-9]+}}(%rsp)15; CHECK-NEXT: movw $64, -{{[0-9]+}}(%rsp)16; CHECK-NEXT: movb $16, -{{[0-9]+}}(%rsp)17; CHECK-NEXT: movw $64, -{{[0-9]+}}(%rsp)18; CHECK-NEXT: movb $16, -{{[0-9]+}}(%rsp)19; CHECK-NEXT: movw $64, -{{[0-9]+}}(%rsp)20; CHECK-NEXT: ldtilecfg -{{[0-9]+}}(%rsp)21; CHECK-NEXT: movl $64, %eax22; CHECK-NEXT: movw $64, %cx23; CHECK-NEXT: movw $16, %r8w24; CHECK-NEXT: tileloadd (%rdi,%rax), %tmm025; CHECK-NEXT: addq $1024, %rdi # imm = 0x40026; CHECK-NEXT: tileloadd (%rdi,%rax), %tmm127; CHECK-NEXT: tileloadd (%rdx,%rax), %tmm328; CHECK-NEXT: leaq 1024(%rdx), %rdi29; CHECK-NEXT: tileloadd (%rdi,%rax), %tmm230; CHECK-NEXT: tileloadd (%rsi,%rax), %tmm431; CHECK-NEXT: tdpbssd %tmm4, %tmm0, %tmm332; CHECK-NEXT: tilestored %tmm3, (%rdx,%rax)33; CHECK-NEXT: tdpbssd %tmm4, %tmm1, %tmm234; CHECK-NEXT: tilestored %tmm2, (%rdi,%rax)35; CHECK-NEXT: tilerelease36; CHECK-NEXT: vzeroupper37; CHECK-NEXT: retq38entry:39 %a1 = call x86_amx @llvm.x86.tileloadd64.internal(i16 16, i16 64, ptr nonnull %A_mem, i64 64)40 %addr = getelementptr inbounds i8, ptr %A_mem, i64 102441 %a2 = call x86_amx @llvm.x86.tileloadd64.internal(i16 16, i16 64, ptr nonnull %addr, i64 64)42 %c1 = call x86_amx @llvm.x86.tileloadd64.internal(i16 16, i16 64, ptr nonnull %C_mem, i64 64)43 %caddr = getelementptr inbounds i8, ptr %C_mem, i64 102444 %c2 = call x86_amx @llvm.x86.tileloadd64.internal(i16 16, i16 64, ptr nonnull %caddr, i64 64)45 br label %dotpd46 47dotpd:48 %b = call x86_amx @llvm.x86.tileloadd64.internal(i16 16, i16 64, ptr nonnull %B_mem, i64 64)49 %dp1 = call x86_amx @llvm.x86.tdpbssd.internal(i16 16, i16 64, i16 64, x86_amx %c1, x86_amx %a1, x86_amx %b)50 call void @llvm.x86.tilestored64.internal(i16 16, i16 64, ptr nonnull %C_mem, i64 64, x86_amx %dp1)51 %dp2 = call x86_amx @llvm.x86.tdpbssd.internal(i16 16, i16 64, i16 64, x86_amx %c2, x86_amx %a2, x86_amx %b)52 call void @llvm.x86.tilestored64.internal(i16 16, i16 64, ptr nonnull %caddr, i64 64, x86_amx %dp2)53 ret void54}55 56declare x86_amx @llvm.x86.tileloadd64.internal(i16, i16, ptr, i64)57declare x86_amx @llvm.x86.tdpbssd.internal(i16, i16, i16, x86_amx, x86_amx, x86_amx)58declare void @llvm.x86.tilestored64.internal(i16, i16, ptr, i64, x86_amx)59