36 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc < %s -verify-machineinstrs -mtriple=x86_64-unknown-unknown --show-mc-encoding -mattr=+avx10.2 | FileCheck %s --check-prefixes=AVX1023; RUN: llc < %s -verify-machineinstrs -mtriple=x86_64-unknown-unknown --show-mc-encoding -mattr=+avx512f | FileCheck %s --check-prefixes=NOAVX512MOVZXC4 5define <4 x i32> @test_mm_move_epi32(<4 x i32> %a0) nounwind {6; AVX102-LABEL: test_mm_move_epi32:7; AVX102: # %bb.0:8; AVX102-NEXT: vmovd %xmm0, %xmm0 # encoding: [0x62,0xf1,0x7e,0x08,0x7e,0xc0]9; AVX102-NEXT: retq # encoding: [0xc3]10;11; NOAVX512MOVZXC-LABEL: test_mm_move_epi32:12; NOAVX512MOVZXC: # %bb.0:13; NOAVX512MOVZXC-NEXT: vxorps %xmm1, %xmm1, %xmm1 # encoding: [0xc5,0xf0,0x57,0xc9]14; NOAVX512MOVZXC-NEXT: vmovss %xmm0, %xmm1, %xmm0 # encoding: [0xc5,0xf2,0x10,0xc0]15; NOAVX512MOVZXC-NEXT: # xmm0 = xmm0[0],xmm1[1,2,3]16; NOAVX512MOVZXC-NEXT: retq # encoding: [0xc3]17 %res = shufflevector <4 x i32> %a0, <4 x i32> zeroinitializer, <4 x i32> <i32 0, i32 4, i32 4, i32 4>18 ret <4 x i32> %res19}20 21define <8 x i16> @test_mm_move_epi16(<8 x i16> %a0) nounwind {22; AVX102-LABEL: test_mm_move_epi16:23; AVX102: # %bb.0:24; AVX102-NEXT: vmovw %xmm0, %xmm0 # encoding: [0x62,0xf5,0x7e,0x08,0x6e,0xc0]25; AVX102-NEXT: retq # encoding: [0xc3]26;27; NOAVX512MOVZXC-LABEL: test_mm_move_epi16:28; NOAVX512MOVZXC: # %bb.0:29; NOAVX512MOVZXC-NEXT: vpxor %xmm1, %xmm1, %xmm1 # encoding: [0xc5,0xf1,0xef,0xc9]30; NOAVX512MOVZXC-NEXT: vpblendw $1, %xmm0, %xmm1, %xmm0 # encoding: [0xc4,0xe3,0x71,0x0e,0xc0,0x01]31; NOAVX512MOVZXC-NEXT: # xmm0 = xmm0[0],xmm1[1,2,3,4,5,6,7]32; NOAVX512MOVZXC-NEXT: retq # encoding: [0xc3]33 %res = shufflevector <8 x i16> %a0, <8 x i16> zeroinitializer, <8 x i32> <i32 0, i32 8, i32 8, i32 8, i32 8, i32 8, i32 8, i32 8>34 ret <8 x i16> %res35}36