41 lines · plain
1; RUN: llc < %s -mtriple=i386 -mcpu=pentium4 | FileCheck %s2; RUN: llc < %s -mtriple=i386 -mcpu=pentium4m | FileCheck %s3; RUN: llc < %s -mtriple=i386 -mcpu=pentium-m | FileCheck %s4; RUN: llc < %s -mtriple=i386 -mcpu=prescott | FileCheck %s5; RUN: llc < %s -mtriple=i386 -mcpu=nocona | FileCheck %s6;7; Verify that scheduling puts some distance between a load feeding into8; the address of another load, and that second load. This currently9; happens during the post-RA-scheduler, which should be enabled by10; default with the above specified cpus.11 12@ptrs = external dso_local global [0 x ptr], align 413@idxa = common global i32 0, align 414@idxb = common global i32 0, align 415@res = common global i32 0, align 416 17define void @addindirect() {18; CHECK-LABEL: addindirect:19; CHECK: # %bb.0: # %entry20; CHECK-NEXT: movl idxb, %ecx21; CHECK-NEXT: movl idxa, %eax22; CHECK-NEXT: movl ptrs(,%ecx,4), %ecx23; CHECK-NEXT: movl ptrs(,%eax,4), %eax24; CHECK-NEXT: movl (%ecx), %ecx25; CHECK-NEXT: addl (%eax), %ecx26; CHECK-NEXT: movl %ecx, res27; CHECK-NEXT: retl28entry:29 %0 = load i32, ptr @idxa, align 430 %arrayidx = getelementptr inbounds [0 x ptr], ptr @ptrs, i32 0, i32 %031 %1 = load ptr, ptr %arrayidx, align 432 %2 = load i32, ptr %1, align 433 %3 = load i32, ptr @idxb, align 434 %arrayidx1 = getelementptr inbounds [0 x ptr], ptr @ptrs, i32 0, i32 %335 %4 = load ptr, ptr %arrayidx1, align 436 %5 = load i32, ptr %4, align 437 %add = add i32 %5, %238 store i32 %add, ptr @res, align 439 ret void40}41