72 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc < %s -mtriple=i686-unknown-unknown -mcpu=pentium4 | FileCheck %s3 4@f1 = global float 1.000000e+00, align 45 6define zeroext i1 @_Z9test_log2v() {7; CHECK-LABEL: _Z9test_log2v:8; CHECK: # %bb.0: # %entry9; CHECK-NEXT: pushl %eax10; CHECK-NEXT: .cfi_def_cfa_offset 811; CHECK-NEXT: flds f112; CHECK-NEXT: #APP13; CHECK-NEXT: fld114; CHECK-NEXT: fxch %st(1)15; CHECK-NEXT: fyl2x16; CHECK-NEXT: #NO_APP17; CHECK-NEXT: fstps (%esp)18; CHECK-NEXT: xorps %xmm0, %xmm019; CHECK-NEXT: cmpeqss (%esp), %xmm020; CHECK-NEXT: movd %xmm0, %eax21; CHECK-NEXT: andl $1, %eax22; CHECK-NEXT: # kill: def $al killed $al killed $eax23; CHECK-NEXT: popl %ecx24; CHECK-NEXT: .cfi_def_cfa_offset 425; CHECK-NEXT: retl26entry:27 %0 = load float, ptr @f1, align 428 %1 = fpext float %0 to x86_fp8029 %2 = tail call x86_fp80 asm "fld1; fxch; fyl2x", "={st},0,~{st(1)},~{dirflag},~{fpsr},~{flags}"(x86_fp80 %1)30 %conv = fptrunc x86_fp80 %2 to float31 %3 = fcmp oeq float %conv, 0.000000e+0032 ret i1 %333}34 35@fpi = external dso_local global float, align 436 37define zeroext i1 @_Z8test_cosv() {38; CHECK-LABEL: _Z8test_cosv:39; CHECK: # %bb.0: # %entry40; CHECK-NEXT: subl $8, %esp41; CHECK-NEXT: .cfi_def_cfa_offset 1242; CHECK-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero43; CHECK-NEXT: movss {{.*#+}} xmm1 = [8.60000014E-1,0.0E+0,0.0E+0,0.0E+0]44; CHECK-NEXT: divss {{\.?LCPI[0-9]+_[0-9]+}}, %xmm045; CHECK-NEXT: movss %xmm0, {{[0-9]+}}(%esp)46; CHECK-NEXT: flds {{[0-9]+}}(%esp)47; CHECK-NEXT: #APP48; CHECK-NEXT: fcos49; CHECK-NEXT: #NO_APP50; CHECK-NEXT: fstps (%esp)51; CHECK-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero52; CHECK-NEXT: cmpless %xmm0, %xmm153; CHECK-NEXT: cmpless {{\.?LCPI[0-9]+_[0-9]+}}, %xmm054; CHECK-NEXT: andps %xmm1, %xmm055; CHECK-NEXT: movd %xmm0, %eax56; CHECK-NEXT: andb $1, %al57; CHECK-NEXT: # kill: def $al killed $al killed $eax58; CHECK-NEXT: addl $8, %esp59; CHECK-NEXT: .cfi_def_cfa_offset 460; CHECK-NEXT: retl61entry:62 %0 = load float, ptr @fpi, align 463 %div = fdiv float %0, 6.000000e+0064 %1 = fpext float %div to x86_fp8065 %2 = tail call x86_fp80 asm "fcos", "={st},0,~{dirflag},~{fpsr},~{flags}"(x86_fp80 %1)66 %conv = fptrunc x86_fp80 %2 to float67 %cmp = fcmp ole float %conv, 0x3FEBD70A4000000068 %cmp1 = fcmp oge float %conv, 0x3FEB851EC000000069 %or.cond = and i1 %cmp, %cmp170 ret i1 %or.cond71}72