117 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py2; RUN: llc -mtriple=x86_64-unknown-unknown -mattr=+mmx < %s | FileCheck %s --check-prefix=X643; RUN: llc -mtriple=i686-unknown-unknown -mattr=+mmx < %s | FileCheck %s --check-prefix=X864 5 6; From source: clang -027;__m64 test47(int a)8;{9; __m64 x = (a)? (__m64)(7): (__m64)(0);10; return __builtin_ia32_psllw(x, x);11;}12 13define i64 @test47(i64 %arg) {14;15; X64-LABEL: test47:16; X64: # %bb.0:17; X64-NEXT: xorl %eax, %eax18; X64-NEXT: testq %rdi, %rdi19; X64-NEXT: movl $7, %ecx20; X64-NEXT: cmovneq %rax, %rcx21; X64-NEXT: movq %rcx, %mm022; X64-NEXT: psllw %mm0, %mm023; X64-NEXT: movq %mm0, %rax24; X64-NEXT: retq25;26; X86-LABEL: test47:27; X86: # %bb.0:28; X86-NEXT: pushl %ebp29; X86-NEXT: .cfi_def_cfa_offset 830; X86-NEXT: .cfi_offset %ebp, -831; X86-NEXT: movl %esp, %ebp32; X86-NEXT: .cfi_def_cfa_register %ebp33; X86-NEXT: andl $-8, %esp34; X86-NEXT: subl $16, %esp35; X86-NEXT: movl 8(%ebp), %eax36; X86-NEXT: orl 12(%ebp), %eax37; X86-NEXT: movl $7, %eax38; X86-NEXT: je .LBB0_239; X86-NEXT: # %bb.1:40; X86-NEXT: xorl %eax, %eax41; X86-NEXT: .LBB0_2:42; X86-NEXT: movl %eax, {{[0-9]+}}(%esp)43; X86-NEXT: movl $0, {{[0-9]+}}(%esp)44; X86-NEXT: movq {{[0-9]+}}(%esp), %mm045; X86-NEXT: psllw %mm0, %mm046; X86-NEXT: movq %mm0, (%esp)47; X86-NEXT: movl (%esp), %eax48; X86-NEXT: movl {{[0-9]+}}(%esp), %edx49; X86-NEXT: movl %ebp, %esp50; X86-NEXT: popl %ebp51; X86-NEXT: .cfi_def_cfa %esp, 452; X86-NEXT: retl53 %cond = icmp eq i64 %arg, 054 %slct = select i1 %cond, <1 x i64> bitcast (i64 7 to <1 x i64>), <1 x i64> bitcast (i64 0 to <1 x i64>)55 %psll = tail call <1 x i64> @llvm.x86.mmx.psll.w(<1 x i64> %slct, <1 x i64> %slct)56 %retc = bitcast <1 x i64> %psll to i6457 ret i64 %retc58}59 60 61; From source: clang -O262;__m64 test49(int a, long long n, long long m)63;{64; __m64 x = (a)? (__m64)(n): (__m64)(m);65; return __builtin_ia32_psllw(x, x);66;}67 68define i64 @test49(i64 %arg, i64 %x, i64 %y) {69;70; X64-LABEL: test49:71; X64: # %bb.0:72; X64-NEXT: testq %rdi, %rdi73; X64-NEXT: cmovneq %rdx, %rsi74; X64-NEXT: movq %rsi, %mm075; X64-NEXT: psllw %mm0, %mm076; X64-NEXT: movq %mm0, %rax77; X64-NEXT: retq78;79; X86-LABEL: test49:80; X86: # %bb.0:81; X86-NEXT: pushl %ebp82; X86-NEXT: .cfi_def_cfa_offset 883; X86-NEXT: .cfi_offset %ebp, -884; X86-NEXT: movl %esp, %ebp85; X86-NEXT: .cfi_def_cfa_register %ebp86; X86-NEXT: andl $-8, %esp87; X86-NEXT: subl $8, %esp88; X86-NEXT: movl 8(%ebp), %eax89; X86-NEXT: orl 12(%ebp), %eax90; X86-NEXT: je .LBB1_191; X86-NEXT: # %bb.2:92; X86-NEXT: leal 24(%ebp), %eax93; X86-NEXT: jmp .LBB1_394; X86-NEXT: .LBB1_1:95; X86-NEXT: leal 16(%ebp), %eax96; X86-NEXT: .LBB1_3:97; X86-NEXT: movq (%eax), %mm098; X86-NEXT: psllw %mm0, %mm099; X86-NEXT: movq %mm0, (%esp)100; X86-NEXT: movl (%esp), %eax101; X86-NEXT: movl {{[0-9]+}}(%esp), %edx102; X86-NEXT: movl %ebp, %esp103; X86-NEXT: popl %ebp104; X86-NEXT: .cfi_def_cfa %esp, 4105; X86-NEXT: retl106 %cond = icmp eq i64 %arg, 0107 %xmmx = bitcast i64 %x to <1 x i64>108 %ymmx = bitcast i64 %y to <1 x i64>109 %slct = select i1 %cond, <1 x i64> %xmmx, <1 x i64> %ymmx110 %psll = tail call <1 x i64> @llvm.x86.mmx.psll.w(<1 x i64> %slct, <1 x i64> %slct)111 %retc = bitcast <1 x i64> %psll to i64112 ret i64 %retc113}114 115declare <1 x i64> @llvm.x86.mmx.psll.w(<1 x i64>, <1 x i64>)116 117