118 lines · plain
1// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve 2>&1 < %s| FileCheck %s2 3 4// --------------------------------------------------------------------------//5// Immediate out of lower bound [-24, 21].6 7st3b {z12.b, z13.b, z14.b}, p4, [x12, #-27, MUL VL]8// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 3 in range [-24, 21].9// CHECK-NEXT: st3b {z12.b, z13.b, z14.b}, p4, [x12, #-27, MUL VL]10// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:11 12st3b {z7.b, z8.b, z9.b}, p3, [x1, #24, MUL VL]13// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 3 in range [-24, 21].14// CHECK-NEXT: st3b {z7.b, z8.b, z9.b}, p3, [x1, #24, MUL VL]15// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:16 17 18// --------------------------------------------------------------------------//19// Immediate not a multiple of three.20 21st3b {z12.b, z13.b, z14.b}, p4, [x12, #-7, MUL VL]22// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 3 in range [-24, 21].23// CHECK-NEXT: st3b {z12.b, z13.b, z14.b}, p4, [x12, #-7, MUL VL]24// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:25 26st3b {z7.b, z8.b, z9.b}, p3, [x1, #5, MUL VL]27// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 3 in range [-24, 21].28// CHECK-NEXT: st3b {z7.b, z8.b, z9.b}, p3, [x1, #5, MUL VL]29// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:30 31 32// --------------------------------------------------------------------------//33// Invalid scalar + scalar addressing modes34 35st3b { z0.b, z1.b, z2.b }, p0, [x0, xzr]36// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: register must be x0..x30 without shift37// CHECK-NEXT: st3b { z0.b, z1.b, z2.b }, p0, [x0, xzr]38// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:39 40st3b { z0.b, z1.b, z2.b }, p0, [x0, x0, lsl #1]41// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: register must be x0..x30 without shift42// CHECK-NEXT: st3b { z0.b, z1.b, z2.b }, p0, [x0, x0, lsl #1]43// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:44 45st3b { z0.b, z1.b, z2.b }, p0, [x0, w0]46// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: register must be x0..x30 without shift47// CHECK-NEXT: st3b { z0.b, z1.b, z2.b }, p0, [x0, w0]48// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:49 50st3b { z0.b, z1.b, z2.b }, p0, [x0, w0, uxtw]51// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: register must be x0..x30 without shift52// CHECK-NEXT: st3b { z0.b, z1.b, z2.b }, p0, [x0, w0, uxtw]53// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:54 55 56// --------------------------------------------------------------------------//57// Invalid predicate58 59st3b {z2.b, z3.b, z4.b}, p8, [x15, #10, MUL VL]60// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid restricted predicate register, expected p0..p7 (without element suffix)61// CHECK-NEXT: st3b {z2.b, z3.b, z4.b}, p8, [x15, #10, MUL VL]62// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:63 64st3b {z2.b, z3.b, z4.b}, p7.b, [x15, #10, MUL VL]65// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid restricted predicate register, expected p0..p7 (without element suffix)66// CHECK-NEXT: st3b {z2.b, z3.b, z4.b}, p7.b, [x15, #10, MUL VL]67// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:68 69st3b {z2.b, z3.b, z4.b}, p7.q, [x15, #10, MUL VL]70// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid restricted predicate register, expected p0..p7 (without element suffix)71// CHECK-NEXT: st3b {z2.b, z3.b, z4.b}, p7.q, [x15, #10, MUL VL]72// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:73 74 75// --------------------------------------------------------------------------//76// Invalid vector list.77 78st3b { }, p0, [x0]79// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector register expected80// CHECK-NEXT: st3b { }, p0, [x0]81// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:82 83st3b { z0.b, z1.b, z2.b, z3.b }, p0, [x0]84// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand85// CHECK-NEXT: st3b { z0.b, z1.b, z2.b, z3.b }, p0, [x0]86// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:87 88st3b { z0.b, z1.b, z2.h }, p0, [x0]89// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: mismatched register size suffix90// CHECK-NEXT: st3b { z0.b, z1.b, z2.h }, p0, [x0]91// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:92 93st3b { z0.b, z1.b, z3.b }, p0, [x0]94// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: registers must have the same sequential stride95// CHECK-NEXT: st3b { z0.b, z1.b, z3.b }, p0, [x0]96// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:97 98st3b { v0.16b, v1.16b, v2.16b }, p0, [x0]99// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand100// CHECK-NEXT: st3b { v0.16b, v1.16b, v2.16b }, p0, [x0]101// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:102 103 104// --------------------------------------------------------------------------//105// Negative tests for instructions that are incompatible with movprfx106 107movprfx z21.b, p5/z, z28.b108st3b { z21.b, z22.b, z23.b }, p5, [x10, #15, mul vl]109// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov110// CHECK-NEXT: st3b { z21.b, z22.b, z23.b }, p5, [x10, #15, mul vl]111// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:112 113movprfx z21, z28114st3b { z21.b, z22.b, z23.b }, p5, [x10, #15, mul vl]115// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov116// CHECK-NEXT: st3b { z21.b, z22.b, z23.b }, p5, [x10, #15, mul vl]117// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:118